一种无需SDAC的新型流水线ADC架构——桥电位式流水线ADC架构

doi:10.3969/j.issn.0372-2112.2019.07.016

电子学报 ›› 2019, Vol. 47 ›› Issue (7): 1518-1524.DOI: 10.3969/j.issn.0372-2112.2019.07.016

一种无需SDAC的新型流水线ADC架构——桥电位式流水线ADC架构

陈启星¹, 罗启宇²

1. 湖南城建职业技术学院长沙校区机电系, 湖南长沙 410015;
2. 中国电子进出口总公司, 北京 100036

收稿日期:2018-05-28 修回日期:2019-04-06 出版日期:2019-07-25
- 作者简介:
- 陈启星 男,1956年6月出生,长沙人,任教于湖南城建职业技术学院长沙校区机电系,副教授.和罗启宇合作研究ADC/DAC已18年,其多个创新架构已获得中国、美国、日本发明专利权.在多种核心刊物上发表论文十余篇.E-mail:chenqixingas@126.com;罗启宇 男,1954年10月出生,长沙人,就职于中国电子进出口总公司,高级工程师.E-mail:luo5536@qq.com

A New Pipeline ADC Architecture Without SDAC——Bridge-Potential Type Pipeline ADC Architecture

CHEN Qi-xing¹, LUO Qi-yu²

1. Mechinery & Electrical Department, Hunan Urban Construction College, Changsha, Hunan 410015, China;
2. China National Electronics Import & Export Corporation, Beijing 100036, China

Received:2018-05-28 Revised:2019-04-06 Online:2019-07-25 Published:2019-07-25

摘要/Abstract

摘要： ADC/DAC是计算机技术的重要组成部分之一.本文提出的桥电位架构ADC，类似于流水线ADC，也是由多个StageADC采用流水线方式构成.文中提出了两个创新点：一是桥电位架构，在某个瞬间，基准电位链中必有一个基准电位既对应着模拟输入信号，又对应着数字输出信号，称桥电位，相对于流水线ADC而言，桥电位ADC中的基准电位链扩展了一项功能：将基准电位链中的桥电位直接取出与模拟输入信号相减就等于尾数电压，无需SDAC；二是翻转点ON式零损开关链，由此构成桥电位提取模块，使得桥电位只需流经仅仅一个零损开关即可被取出.这两项改进使得每个StageADC都只包含了SADC，而SDAC被摒弃.

关键词: ADC架构, 桥电位, 翻转点, 零损开关, 流水线ADC, SDAC, 基准电位, 子级ADC

Abstract: ADC/DAC is one of important parts of computer technology. The bridge-potential architecture ADC, similar to the pipeline ADC, is also formed by multiple pipelined type of stageADCs. This paper presents two innovative points: 1. Bridge-potential architecture. At certain moment, there must be a reference potential in the reference potential chain that corresponds to both a digital output signal and an analog input signal, and this reference potential is called the bridge-potential. Compared to the pipeline ADC, the reference potential chain in the bridge-potential ADC extended a function by extracting the bridge-potential from the reference potential chain directly and subtracting it from the analog input signal, which is equal to the residue voltage and does not need a SDAC.2.Turning-point ON type zero-loss switch chain. Thus, the bridge potential extraction module is constructed, which enables the bridge-potential to go by only one zero-loss switch to be extracted. With these two improvements, each StageADC is enabled to contain SADC only, while SDAC is discarded.

Key words: ADC architecture, bridge-potential, turning-point, zero-loss switch, pipeline ADC, SDAC, reference potential, stageADC

中图分类号:

TN79+2

陈启星, 罗启宇. 一种无需SDAC的新型流水线ADC架构——桥电位式流水线ADC架构[J]. 电子学报, 2019, 47(7): 1518-1524.

CHEN Qi-xing, LUO Qi-yu . A New Pipeline ADC Architecture Without SDAC——Bridge-Potential Type Pipeline ADC Architecture[J]. Acta Electronica Sinica, 2019, 47(7): 1518-1524.

参考文献

[1] Franco Maloberti.Data Converters[M].Xi'an:Xi'an Jiaotong University Press (reprint authorized by Springer-Verlag),2010.
[2] Razavi B.Principles of Data Conversion System Design[M].New York:IEEE Press,1995.
[3] 黄显洋,李树荣,姚素英.一种适用于高速高精度流水线ADC的放大器[J].电子学报,2006,34(1):131-134. HUANG Xian-yang,LI Shu-rong,YAO Su-ying.An amplifier for high speed high accuracy pipelined ADC[J].Acta Electronica Sinica,2006,34(1):131-134.(in Chinese)
[4] 王百鸣,等.两种A/D转换新方法——流水并行式和流水逐次逼近比较式[J].数据采集与处理,2000,15(4):511-515.
[5] LIU Haitao,WU Junjie,et al.A 14b 250MSps pipelined ADC with digital self-calibration in 0.18μm CMOS process[J].Chinese Journal of Electronics,2018,27(3):535-539.
[6] 魏子辉,黄水龙,单强.采用环型运放的12-bit 40-MS/s采样保持电路设计实现[J].电子学报,2017,45(12):2890-2895. WEI Zi-hui,HUANG Shui-long,SHAN Qiang.Implementation of a 12-bit 40-MS/ssample-and-hold circuit with a ring amplifier[J].Acta Electronica Sinica,2017,45(12):2890-2895.(in Chinese)
[7] Cai Hua,Li Ping,Cen Yuanjun,et al.A 14-bit 80 MS/s CMOS ADC with 84.8 dB SFDR and 72 dB SNDR[J].Journal of Semiconductors,2012,33(2):025012.
[8] Wang Yu,Yang Haigang,Yin Tao,et al.A 12-bit,40-Ms/s pipelined ADC with an improved operational amplifier[J].Journal of Semiconductors,2012,33(5):005004.
[9] Chen Qixing,Luo Qiyu.Multi-stage parallel super-high-speed ADC and DAC of logarithmic companding law[P].US patent No:US 9,136,852 B2,2015-09-15.
[10] 陈启星,罗启宇.対数コンパンディング比率複数同時実行式超高速ADC及びDACの級電位アーキテクチャ[P].特願2014-549348,2016-12-07.
[11] Chen Qixing,Luo Qiyu.The architecture design of a 2mW 18-bit high speed weight voltage type DAC based on dual weight resistance chain[J].Journal of Semiconductors,2013,34(3):035010.
[12] Chen Qixing,Luo Qiyu.Replacement type DAC/ADC and realizing method for logarithm compression ratio[J].Journal of Data Acquisition & Processing,2007,22(1):115-120.
[13] Luo Qiyu,Chen Qixing.A weight voltage DAC been chained by weight resistance[J].Computer and Information Technology,2011,19(4):18-21.
[14] Chen Qixing.SNR optimized replacement type A/D and D/A converter[P].SIPO of China,Patent No.ZL 03124548X,2010-04-14.
[15] Chen Qixing,Luo Qiyu.Replacement type grading parallel method research on ultra-high speed AD converter[J].Computer and Information Technology,2005,13(1):1-4.

一种无需SDAC的新型流水线ADC架构——桥电位式流水线ADC架构

A New Pipeline ADC Architecture Without SDAC——Bridge-Potential Type Pipeline ADC Architecture

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics