针对级联型IIR滤波器群延时的均衡优化技术

doi:10.3969/j.issn.0372-2112.2019.08.015

电子学报 ›› 2019, Vol. 47 ›› Issue (8): 1717-1723.DOI: 10.3969/j.issn.0372-2112.2019.08.015

针对级联型IIR滤波器群延时的均衡优化技术

佟星元, 贺璐璐, 杜慧敏, 董嗣万

西安邮电大学电子工程学院, 陕西西安 710121

收稿日期:2018-10-18 修回日期:2019-04-08 出版日期:2019-08-25
- 通讯作者:
- 佟星元
- 作者简介:
- 贺璐璐 女,1992年出生于陕西省,西安邮电大学硕士,主要研究方向为数字滤波器设计优化.E-mail:919183451@qq.com;杜慧敏 女,1966年出生,西安邮电大学电子工程学院教授,主要研究方向为数字集成电路设计、计算机体系结构等.E-mail:duhuimin0529@126.com;董嗣万 男,1988年出生,西安邮电大学电子工程学院讲师,主要研究方向为模拟集成电路设计.E-mail:dsiwan@163.com
- 基金资助:
- 国家自然科学基金 (No.61674122）; 陕西省创新人才推进计划项目 (No.2017KJXX-46）; 陕西省留学回国人员科技活动优秀资助项目 (No.2017005）; 陕西省高层次人才特殊支持计划项目

Equalization Based Optimization Technique for Group Delay of Cascaded IIR Filter

TONG Xing-yuan, HE Lu-lu, DU Hui-min, DONG Si-wan

1. School of Electronics Engineering, Xi'an University of Posts and Telecommunications, Xi'an, Shaanxi 710121, China

Received:2018-10-18 Revised:2019-04-08 Online:2019-08-25 Published:2019-08-25

摘要/Abstract

摘要： 为了减小由非恒定群延时所引起的滤波器的输出信号失真，本文提出一种适用于级联型无限长脉冲响应数字滤波器的群延时均衡优化方法.通过在级联型ⅡR数字滤波器每一级的输出插入全通均衡器，减小群延时在通带范围内的变化，进而减小滤波器的输出信号失真.对于本文提出的群延时优化方法，当采用1阶和2阶均衡器进行电路优化时，在0~100Hz的通带范围内，分别将群延时的变化量减小了28.19%和49.93%.基于0.18μm CMOS标准单元库进行逻辑综合与版图设计，最终得到整个滤波电路IP核版图的面积为0.1747mm².相比于已有文献方法，本文方法在群延时优化上效果显著，电路实现上功耗和面积较小，非常适合片上系统应用.

关键词: 数字滤波器, 无限长脉冲响应, 级联型, 群延时, 全通均衡器

Abstract: In order to reduce the output distortion that caused by the non-constant group delay of digital filter,an equalization based optimization technique is proposed,in this paper,for decreasing the variation of group delay in cascaded infinite-impulse response digital filter.By inserting all-pass equalizer behind each stage of the cascaded ⅡR digital filter,the variation of group delay within the passband range can be reduced,and the output distortion of the digital filter can also be decreased.For the group delay optimization method proposed in this paper,when the 1st and 2nd order equalizers are used for circuit optimization,the variation of group delay is reduced by 28.19% and 49.93% respectively in the passband range of 0~100Hz.Based on the 0.18μm CMOS standard cell library for logic synthesis and layout design,the area of the entire filter circuit IP core layout is 0.1747mm².Compared with the existing literature methods,this method has a significant effect on group delay optimization,and the power consumption and area are small in circuit implementation,which is very suitable for system-on-chip applications.

Key words: digital filter, IIR(Infinite Impulse Response), cascaded, group delay, all-pass equalizer

中图分类号:

TN431.2

佟星元, 贺璐璐, 杜慧敏, 董嗣万. 针对级联型IIR滤波器群延时的均衡优化技术[J]. 电子学报, 2019, 47(8): 1717-1723.

TONG Xing-yuan, HE Lu-lu, DU Hui-min, DONG Si-wan. Equalization Based Optimization Technique for Group Delay of Cascaded IIR Filter[J]. Acta Electronica Sinica, 2019, 47(8): 1717-1723.

参考文献

[1] Sutradhar S R,Sayadat N.ⅡR based digital filter design and performance analysis[A].International Conference on Telecommunication and Networks[C].Noida,India,IEEE,2017.1-6.
[2] Okoniewski P,Piskorowski J.An analytical approach to the group delay compensation of digital ⅡR filters[A].International Conference on Methods and MODELS in Automation and Robotics[C].Miedzyzdrojie,Poland,IEEE,2012.75-78.
[3] Agrawal N,Kumar A,Bajaj V.Digital ⅡR filter design with controlled ripple using cuckoo search algorithm[A].International Conference on Signal and Information Processing[C].Vishnupuri,India,IEEE,2017.1-5.
[4] Maria G,Fahmy M.An l(p) design technique for two-dimensional digital recursive filters[J].Acoustics Speech & Signal Processing IEEE Transactions on,1974,22(1):15-21.
[5] Tsai J T,Chou J H,Liu T K.Optimal design of digital ⅡR filters by using hybrid taguchi genetic algorithm[J].IEEE Transactions on Industrial Electronics,2006,53(3):867-879.
[6] Serbet F,Kaya T,Ozdemir M T.Design of digital ⅡR filter using Particle Swarm Optimization[A].International Convention on Information and Communication Technology,Electronics and Microelectronics[C].Opatija,Croatia,IEEE,2017.202-204.
[7] Lee C H,Tsai Y C,Lin C M.Application of improved genetic algorithm on ⅡR filter optimization[A].International Conference on Machine Learning and Cybernetics[C].Tianjin,China,IEEE,2014.1436-1441.
[8] Zou D X,Deb S,Wang G G.Infinitive impulse response system identification using an improved particle swarm optimization algorithm[A].International Conference on Soft Computing & Machine Intelligence,IEEE Computer Society[C].Hong Kong,China,2015.1-8.
[9] Bujjibabu P,Sravnni N.Architecture based performance evaluation of ⅡR digital filters for DSP applications[A].International Conference on Big Data Analytics and Computational Intelligence[C].Chirala,India,IEEE,2017.224-229.
[10] 殷福亮,周浩洋.设计有限字长FIR数字滤波器的Tabu优化算法[J].电子与信息学报,2003,25(10):1367-1372. Yin Fuliang,Zhou Haoyang.Tabu optimization algorithm for designing finite word length FIR digital filter[J].Journal of Electronics & Information Technology,2003,25(10):1367-1372.(in Chinese)
[11] 王洪林,曹敏,李波,等.基于数字化计量体系的有限字长效应分析[J].电测与仪表,2017,54(16):110-116. Wang HongLin,Cao Min,Li Bo,et al.Analysis of finite word length effect based on digital measurement system[J].Electric Measuring & Instrumentation,2017,54(16):110-116.(in Chinese)
[12] Pal R.Comparison of the design of FIR and ⅡR filters for a given specification and removal of phase distortion from ⅡR filters[A].International Conference on Advances in Computing,Communication and Control[C].Mumbai,India,IEEE,2017.1-3.
[13] Quelhas M F,Petraglia A.Group delay equalization of discrete-time filters[A].International Symposium on Industrial Electronics (Cat.No.03TH8692)[C].Rio de Janeiro,Brazil,Brazil,IEEE,2003.924-927.
[14] Okoniewski P,Piskorowski J.An efficient method of group delay equalization for digital ⅡR filters[J].Metrology and Measurement Systems,2013,20(3):395-406.

[1]	赖春露, 王路. 近似线性相位全通数字滤波器的迭代重加权Minimax设计[J]. 电子学报, 2020, 48(4): 743-750.
[2]	徐红, 黄朝耿, 宋洪波, 周志光, 李刚. 并行计算的全通数字滤波器结构[J]. 电子学报, 2015, 43(10): 2034-2039.
[3]	于爱华, 黄朝耿, 李刚, 徐红, 常丽萍. 一种新型低复杂度的IIR格型滤波器[J]. 电子学报, 2013, 41(9): 1703-1709.
[4]	徐红;李刚;黄朝耿;叶丰. 一种设计IIR数字滤波器的参数化方法[J]. 电子学报, 2012, 40(4): 847-851.
[5]	王小华, 何怡刚. 基于神经网络的FRM滤波器优化设计研究[J]. 电子学报, 2008, 36(3): 486-489.
[6]	万洪林, 彭玉华, 曲怀敬. 全变差数字滤波器与Ridgelet变换相结合的图像去噪方法[J]. 电子学报, 2008, 36(1): 90-94.
[7]	马宝山, 朱义胜. 一种用于基因预测的FIR数字滤波器[J]. 电子学报, 2007, 35(9): 1710-1713.
[8]	杨德才, 陈光礻禹, 谢永乐. VLSI流水化格型数字滤波器的内建自测试[J]. 电子学报, 2007, 35(11): 2184-2188.
[9]	李辉;张安;赵敏;徐琦. 粒子群优化算法在FIR数字滤波器设计中的应用[J]. 电子学报, 2005, 33(7): 1338-1341.
[10]	王小华, 何怡刚. 基于神经网络的任意幅频响应二维FIR线性相位数字滤波器的优化设计[J]. 电子学报, 2005, 33(5): 950-953.
[11]	袁晓;;张红雨;虞厥邦. 分数导数与数字微分器设计[J]. 电子学报, 2004, 32(10): 1658-1665.
[12]	侯正信;王兆华;杨喜. 全相位DFT数字滤波器的设计与实现[J]. 电子学报, 2003, 31(4): 539-543.
[13]	陈勇;凌聪. 混沌跳频序列发生器的FPGA实现[J]. 电子学报, 2001, 29(7): 868-872.
[14]	汪彤;张文俊;葛仁伟. 一种适用于任意色散媒质的新型FDTD方法研究[J]. 电子学报, 2001, 29(6): 788-791.
[15]	曾涛;龙腾;毛二可. 一种新的中频采样滤波器的设计与实现[J]. 电子学报, 2000, 28(6): 48-50.

针对级联型IIR滤波器群延时的均衡优化技术

Equalization Based Optimization Technique for Group Delay of Cascaded IIR Filter

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics