[1] XU Q,MYTKOWICZ T,KIM N S.Approximate computing:a survey[J].IEEE Design & Test,2016,33(1):8-22.
[2] DAYA S K,BABAK Z,MEHRZAD S,et al.Quality control for approximate accelerators by error prediction[J].IEEE Design & Test,2016,33(1):43-50.
[3] DUCKHWAN K,JAEHA K,SAIBAL M.A power-aware digital multilayer perceptron accelerator with on-Chip training based on approximate computing[J].IEEE Transactions on Emerging Topics in Computing,2017,5(2):164-178.
[4] GUPTA V,MOHAPATRA D,RAGHUNATHAN A,et al.Low-power digital signal processing using approximate adders[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2013,32(1):124-137.
[5] VASILEIOS L,GEORGIOS Z,DIMITRIOS S,et al.Approximate hybrid high radix encoding for energy-efficient inexact multipliers[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2018,26(3):421-430.
[6] SHIN D,GUPTA S K.Approximate logic synthesis for error tolerant applications[A].2010 Design,Automation & Test in Europe Conference & Exhibition (DATE 2010)[C].Piscataway:IEEE,2010.957-960.
[7] LIANG J,HAN J,LOMBARDI F.New metrics for the reliability of approximate and probabilistic adders[J].IEEE Transactions on Computers,2013,62(9):1760-1771.
[8] MOMENI A,Han J,Montuschi P,et al.Design and analysis of approximate compressors for multiplication[J].IEEE Transactions on Computers,2015,64(4):984-994.
[9] ICHIHARA H,INAOKA T,IWAGAKI T,et al.Logic simplification by minterm complement for error tolerant application[A].Proceedings of the 201533rd IEEE International Conference on Computer Design (ICCD)[C].Piscataway:IEEE,2015.94-100.
[10] WU Y,QIAN W.An efficient method for multi-level approximate logic synthesis under error rate constraint[A].Proceedings of the 201653rd ACM/EDAC/IEEE Design Automation Conference(DAC)[C].Piscataway:IEEE,2016.1-6.
[11] MOZAMMEL H A K.Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2014,22(11):2278-2286.
[12] 王友仁,沈先坤,周影辉.基于KFDD的可逆逻辑电路综合设计方法[J].电子学报,2014,42(5):1025-1029. WANG You-ren,SHEN Xian-kun,Zhou Ying-hui.Synthesis design method of reversible logic circuit based on kronecker functional diagram[J].Acta Electronica Sinica,2014,42(5):1025-1029.(in Chinese)
[13] He Z,XIAO L,ZHANG L,et al.EMA-FPRMs:An efficient minimization algorithm for fixed polarity Reed-Muller expressions[A].Proceedings of the 2016 International Conference on Field-Programmable Technology (FPT)[C].Piscataway:IEEE,2016.253-256.
[14] 汪鹏君,汪迪生,蒋志迪,等.基于PSGA算法的ISFPRM电路面积与功耗优化[J].电子学报,2013,41(8):1542-1548. WANG Peng-jun,WANG Di-sheng,JIANG Zhi-di,et al.Area and power optimization of ISFPRM circuits based on PSGA algorithm[J].Acta Electronica Sinica,2013,41(8):1542-1548.(in Chinese)
[15] 王伦耀,夏银水,陈偕雄,等.基于不相交乘积项的逻辑探测和拆分算法[J].电子学报,2012,40(10):2091-2096. WANG Lun-yao,XIA Yin-shui,CHEN Xie-xiong,et al.Logic detection and decomposition algorithm based on disjointed cubes[J].Acta Electronica Sinica,2012,40(10):2091-2096.(in Chinese)
[16] 陈偕雄,沈继忠.近代数字理论[M].杭州:浙江大学出版社,2001.85-102. CHEN Xie-xiong,SHEN Ji-zhong.Modern Digital Theory[M].Hangzhou:Zhejiang University Press,2001.85-102.(in Chinese)
[17] 王玉花,王伦耀,夏银水.大电路固定极性Reed-Muller逻辑快速转换算法[J].计算机辅助设计与图形学学报,2014,26(11):2091-2098. WANG Yu-hua,WANG Lun-yao,XIA Yin-shui.A fast Reed-Muller fixed polarity conversion algorithm for large circuits[J].Journal of Computer-Aided Design & Computer Graphics,2014,26(11):2091-2098.(in Chinese) |