基于近似计算技术的FPRM电路面积优化

doi:10.3969/j.issn.0372-2112.2019.09.008

电子学报 ›› 2019, Vol. 47 ›› Issue (9): 1868-1874.DOI: 10.3969/j.issn.0372-2112.2019.09.008

基于近似计算技术的FPRM电路面积优化

王伦耀, 夏银水, 储著飞

宁波大学信息科学与工程学院, 浙江宁波 315211

收稿日期:2018-04-09 修回日期:2019-03-28 出版日期:2019-09-25
- 作者简介:
- 王伦耀 男,1972年生于浙江宁波.宁波大学信息科学与工程学院教授.研究方向为低功耗集成设计、集成电路设计自动化等.E-mail:wanglunyao@nbu.edu.cn;夏银水 男,1963年生于浙江余姚.宁波大学信息科学与工程学院教授.研究方向为低功耗集成设计、物联网芯片设计、集成电路设计自动化等;储著飞 男,1986年生于安徽潜山.宁波大学信息科学与工程学院副教授.研究方向为集成电路设计自动化、低功耗集成电路设计等.
- 基金资助:
- 国家自然科学基金 (No.61471211，No.U1709218，No.61871242）; 浙江省自然科学基金 (No.LY19F040004）

Area Optimization of FPRM Circuits Using Approximate Computing

WANG Lun-yao, XIA Yin-shui, CHU Zhu-fei

Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, Zhejiang 315211, China

Received:2018-04-09 Revised:2019-03-28 Online:2019-09-25 Published:2019-09-25
- Supported by:
- National Natural Science Foundation of China (No.61471211, No.U1709218, No.61871242); National Natural Science Foundation of Zhejiang Province, China (No.LY19F040004)

摘要/Abstract

摘要： 近似计算技术通过降低电路输出精度实现电路功耗、面积、速度等方面的优化.本文针对RM（Reed-Muller）逻辑中"异或"运算特点，提出了基于近似计算技术的适合FPRM逻辑的电路面积优化算法，包括基于不相交运算的RM逻辑错误率计算方法，及在错误率约束下，有利于面积优化的近似FPRM函数搜索方法等.优化算法用MCNC（Microelectronics Center of North Carolina）电路进行测试.实验结果表明，提出的算法可以处理输入变量个数为199个的大电路，在平均错误率为5.7%下，平均电路面积减少62.0%，并在实现面积优化的同时有利于实现电路的动态功耗的优化且对电路时延影响不大.

关键词: 近似计算, RM函数, 固定极性, 逻辑优化

Abstract: Approximate computing is a novel way in logic circuit design which offers the savings of the power,area and delay at cost of reduced accuracy. This paper focused on the fixed-polarity Reed-Muller(RM) functions area optimization by using approximate computing technique which is different from those used in traditional Boolean functions optimization in term of the characteristic of "XOR" in RM functions. The proposed algorithm mainly consists of the method of the error rate computing of RM functions using disjointed products and the approach of the approximate FPRM functions searching for less area under the given error rate constraint. The proposed algorithm is tested under MCNC (Microelectronics Center of North Carolina) benchmarks.The experimental results show that it can deal with the large function with 199 inputs. And by using the approximate computing technique,the average area can be reduced by 62.0% with the average error rate of 5.7%. The proposed approximate computing technique based algorithm is also beneficial for dynamic power saving and has little effect on the delay while optimizing the area of a circuit.

Key words: approximate computing, Reed-Muller functions, fixed-polarity, logic optimization

中图分类号:

TP391.41

王伦耀, 夏银水, 储著飞. 基于近似计算技术的FPRM电路面积优化[J]. 电子学报, 2019, 47(9): 1868-1874.

WANG Lun-yao, XIA Yin-shui, CHU Zhu-fei . Area Optimization of FPRM Circuits Using Approximate Computing[J]. Acta Electronica Sinica, 2019, 47(9): 1868-1874.

参考文献

[1] XU Q,MYTKOWICZ T,KIM N S.Approximate computing:a survey[J].IEEE Design & Test,2016,33(1):8-22.
[2] DAYA S K,BABAK Z,MEHRZAD S,et al.Quality control for approximate accelerators by error prediction[J].IEEE Design & Test,2016,33(1):43-50.
[3] DUCKHWAN K,JAEHA K,SAIBAL M.A power-aware digital multilayer perceptron accelerator with on-Chip training based on approximate computing[J].IEEE Transactions on Emerging Topics in Computing,2017,5(2):164-178.
[4] GUPTA V,MOHAPATRA D,RAGHUNATHAN A,et al.Low-power digital signal processing using approximate adders[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2013,32(1):124-137.
[5] VASILEIOS L,GEORGIOS Z,DIMITRIOS S,et al.Approximate hybrid high radix encoding for energy-efficient inexact multipliers[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2018,26(3):421-430.
[6] SHIN D,GUPTA S K.Approximate logic synthesis for error tolerant applications[A].2010 Design,Automation & Test in Europe Conference & Exhibition (DATE 2010)[C].Piscataway:IEEE,2010.957-960.
[7] LIANG J,HAN J,LOMBARDI F.New metrics for the reliability of approximate and probabilistic adders[J].IEEE Transactions on Computers,2013,62(9):1760-1771.
[8] MOMENI A,Han J,Montuschi P,et al.Design and analysis of approximate compressors for multiplication[J].IEEE Transactions on Computers,2015,64(4):984-994.
[9] ICHIHARA H,INAOKA T,IWAGAKI T,et al.Logic simplification by minterm complement for error tolerant application[A].Proceedings of the 201533rd IEEE International Conference on Computer Design (ICCD)[C].Piscataway:IEEE,2015.94-100.
[10] WU Y,QIAN W.An efficient method for multi-level approximate logic synthesis under error rate constraint[A].Proceedings of the 201653rd ACM/EDAC/IEEE Design Automation Conference(DAC)[C].Piscataway:IEEE,2016.1-6.
[11] MOZAMMEL H A K.Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2014,22(11):2278-2286.
[12] 王友仁,沈先坤,周影辉.基于KFDD的可逆逻辑电路综合设计方法[J].电子学报,2014,42(5):1025-1029. WANG You-ren,SHEN Xian-kun,Zhou Ying-hui.Synthesis design method of reversible logic circuit based on kronecker functional diagram[J].Acta Electronica Sinica,2014,42(5):1025-1029.(in Chinese)
[13] He Z,XIAO L,ZHANG L,et al.EMA-FPRMs:An efficient minimization algorithm for fixed polarity Reed-Muller expressions[A].Proceedings of the 2016 International Conference on Field-Programmable Technology (FPT)[C].Piscataway:IEEE,2016.253-256.
[14] 汪鹏君,汪迪生,蒋志迪,等.基于PSGA算法的ISFPRM电路面积与功耗优化[J].电子学报,2013,41(8):1542-1548. WANG Peng-jun,WANG Di-sheng,JIANG Zhi-di,et al.Area and power optimization of ISFPRM circuits based on PSGA algorithm[J].Acta Electronica Sinica,2013,41(8):1542-1548.(in Chinese)
[15] 王伦耀,夏银水,陈偕雄,等.基于不相交乘积项的逻辑探测和拆分算法[J].电子学报,2012,40(10):2091-2096. WANG Lun-yao,XIA Yin-shui,CHEN Xie-xiong,et al.Logic detection and decomposition algorithm based on disjointed cubes[J].Acta Electronica Sinica,2012,40(10):2091-2096.(in Chinese)
[16] 陈偕雄,沈继忠.近代数字理论[M].杭州:浙江大学出版社,2001.85-102. CHEN Xie-xiong,SHEN Ji-zhong.Modern Digital Theory[M].Hangzhou:Zhejiang University Press,2001.85-102.(in Chinese)
[17] 王玉花,王伦耀,夏银水.大电路固定极性Reed-Muller逻辑快速转换算法[J].计算机辅助设计与图形学学报,2014,26(11):2091-2098. WANG Yu-hua,WANG Lun-yao,XIA Yin-shui.A fast Reed-Muller fixed polarity conversion algorithm for large circuits[J].Journal of Computer-Aided Design & Computer Graphics,2014,26(11):2091-2098.(in Chinese)

基于近似计算技术的FPRM电路面积优化

Area Optimization of FPRM Circuits Using Approximate Computing

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 2

编辑推荐

Metrics

[1]	俞海珍, 汪鹏君, 张会红, 万凯. 基于三值多样性粒子群算法的MPRM电路综合优化[J]. 电子学报, 2017, 45(7): 1601-1607.
[2]	汪鹏君;李辉;吴文晋;王伶俐;张小颖;戴静. 量子遗传算法在多输出Reed-Muller逻辑电路最佳极性搜索中的应用[J]. 电子学报, 2010, 38(5): 1058-1063.