[1] Ingrid De Wolf,Kristof Croes,Eric Beyne.Expected failures in 3-D technology and related failure analysis challenges[J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2018,8(5):711-718.
[2] Tsai M,Klooz A,Leonard A,et al.Through Silicon Via(TSV) defect/pinhole self test circuit for 3D-IC[A].IEEE International Conference on 3d System Integration[C].San Francisco:IEEE,2009.1-8.
[3] Lou Y,Yan Z,Zhang F,et al.Comparing Through-Silicon-Via(TSV) void/pinhole defect self test methods[J].Journal of Electronic Testing,2012,28(1):27-38.
[4] Chen P Y,Wu C W,Kwai D M.On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding[A].2010 28th VLSI Test Symposium (VTS)[C].Santa Cruz:IEEE,2010.263-268.
[5] Natale G D,Flottes M L,Rouzeyre B,et al.Built-in self-test for manufacturing TSV defects before bonding[A].2014 IEEE 32nd VLSI Test Symposium (VTS)[C].Napa:IEEE,2014.1-6.
[6] Lin Y H,Huang S Y,Tsai K H,et al.Programmable leakage test and binning for TSVs[A].2012 IEEE 21st Asian Test Symposium[C].Niigata:IEEE,2012.43-48.
[7] Huang S Y,Huang L R.PLL-assisted timing circuit for accurate TSV leakage binning[J].Design & Test IEEE,2014,31(31):36-42.
[8] You J W,Huang S Y,Lin Y H,et al.In-situ method for TSV delay testing and characterization using input sensitivity analysis[J].IEEE Transactions on Very Large Scale Integration Systems,2013,21(3):443-453.
[9] Huang L R,Huang S Y,Sunter S,et al.Oscillation-based prebond TSV test[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2013,32(9):1440-1444.
[10] Deutsch S,Chakrabarty K.Contactless pre-bond TSV fault diagnosis using duty-cycle detectors and ring oscillators[A].2015 IEEE International Test Conference (ITC)[C].Anaheim:IEEE,2015.1-10.
[11] Rashidzadeh R,Jedari E,Supon T M,et al.A DLL-based test solution for through silicon via (TSV) in 3D-stacked ICs[A].2015 IEEE International Test Conference (ITC)[C].Anaheim:IEEE,2015.1-9.
[12] Gong Z,Rashidzadeh R.TSV extracted equivalent circuit model and an on-chip test solution[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2016,35(4):679-690.
[13] Arumi D,Rodriguez-Montanes R,Figueras J.Pre-bond testing of weak defects in TSVs[A].2014 IEEE 20th International On-Line Testing Symposium (IOLTS)[C].Platja d'Aro:IEEE,2014.31-36.
[14] Arumí D,Rodríguez-Montañés R,Figueras J.Prebond testing of weak defects in TSVs[J].IEEE Transactions on Very Large Scale Integration Systems,2016,24(4):1503-1514.
[15] Hao C,Liang H.Pulse shrinkage based pre-bond through silicon vias test in 3D IC[A].2015 IEEE 33rd VLSI Test Symposium (VTS)[C].Napa:IEEE,2015.1-6.
[16] PTM.45nm Predictive Technology Model[DB/OL].http://ptm.asu.edu.2013.
[17] Nangate 45 nm Open Cell Library[DB/OL].http://www.nangate.com/openlibr,2008. |