基于QN旋转布局的10位500MS/s分段电流舵DAC

doi:10.3969/j.issn.0372-2112.2019.11.010

电子学报 ›› 2019, Vol. 47 ›› Issue (11): 2304-2310.DOI: 10.3969/j.issn.0372-2112.2019.11.010

基于Q^N旋转布局的10位500MS/s分段电流舵DAC

佟星元, 王超峰, 贺璐璐, 董嗣万

西安邮电大学电子工程学院, 陕西西安, 710121

收稿日期:2019-01-08 修回日期:2019-04-08 出版日期:2019-11-25
- 通讯作者:
- 佟星元
- 作者简介:
- 王超峰 男,1994年出生于山西吕梁.现为西安邮电大学电子工程学院研究生.主要研究方向包括高速数模转换器和延迟锁定环电路.E-mail:835082959@qq.com;贺璐璐 女,1992年出生于陕西省,西安邮电大学硕士,主要进行数字滤波器设计优化技术研究.E-mail:919183451@qq.com;董嗣万 男,1988年出生,西安邮电大学电子工程学院讲师,主要研究方向为模拟集成电路设计.E-mail:dsiwan@163.com
- 基金资助:
- 国家自然科学基金 (No.61674122); 陕西省重点研发计划项目 (No.2017KJXX-46); 陕西省高层次人才特殊支持计划项目

A 10-bit 500MS/s Current Steering DAC with Q^N Rotary Layout

TONG Xing-yuan, WANG Chao-feng, HE Lu-lu, DONG Si-wan

School of Electronics Engineering, Xi'an University of Posts and Telecommunications, Xi'an, Shaanxi 710121, China

Received:2019-01-08 Revised:2019-04-08 Online:2019-11-25 Published:2019-11-25

摘要/Abstract

摘要： 针对分段电流舵数/模转换器（Digital-to-Analog Converter，DAC），通过理论分析和推导，研究电流源阵列系统失配误差和寄生效应对非线性的影响，采用电流源阵列Q^N旋转游走版图布局方案，能够减小电流源系统失配的一次误差，而且版图布线简单，由寄生效应引起的电流源失配较小，利于DAC非线性的优化.基于0.18μm CMOS，采用"6+4"的分段结构，设计了一种10位500MS/s分段电流舵DAC，流片测试结果表明，在输入频率为1.465MHz，采样速率为500MS/s的条件下，无杂散动态范围（Spurious Free Dynamic Range，SFDR）为64.9dB，有效位数（Effective Number of Bits，ENOB）为8.8 bit，微分非线性误差（Differential Non-linearity，DNL）和积分非线性误差（Integral Non-linearity，INL）分别为0.77LSB和1.12LSB.

关键词: 数/模转换器, 分段电流舵, 版图布局, 系统误差, 非线性

Abstract: According to the segmented current steering digital-to-analog converter (DAC),the influence of current mismatch and parasitics in the current array on the nonlinearity of DAC is discussed by theoretical analysis and derivation.A layout plan for the current array,Q^N rotary walk scheme is utilized for optimizing the nonlinearity of DAC.The metal connection in this layout scheme is relatively simple and the current mismatch caused by parasitic effect is small.With the segmented structure of 6 bit thermometer code and 4 bit binary code,a 10 bit DAC is realized in a 0.18μm CMOS by using the above layout plan.The measurement results show that the differential non-linearity (DNL) and the integral non-linearity (INL) of the DAC with Q^N rotary layout scheme are 0.77 LSB and 1.12 LSB.With 500MS/s sampling rate and 1.465MHz input frequency,the spurious free dynamic range (SFDR) and the effective number of bits (ENOB) are 64.9dB and 8.8bit,respectively.

Key words: digital-to-analog converter, segmented current steering, layout design, non-linearity

中图分类号:

TN495

佟星元, 王超峰, 贺璐璐, 董嗣万. 基于Q^N旋转布局的10位500MS/s分段电流舵DAC[J]. 电子学报, 2019, 47(11): 2304-2310.

TONG Xing-yuan, WANG Chao-feng, HE Lu-lu, DONG Si-wan. A 10-bit 500MS/s Current Steering DAC with Q^N Rotary Layout[J]. Acta Electronica Sinica, 2019, 47(11): 2304-2310.

参考文献

[1] 来新泉,陈勇,叶强,龙燕.一种3阶Mash结构的Sigma-delta音频数模转换器[J].电子学报,2018,46(5):1240-1245 LAI Xinquan,CHEN Yong,YE Qiang,LONG Yan.A sigma-delta audio digital-to-analog converter with 3rd order mash structure[J].Acta Electronica Sinica,2018,46(5):1240-1245.(in Chinese)
[2] CHOU F T,CHEN Z Y,CHU H C,HUNG C C.A novel 12-bit current-steering DAC with two reference currents[A].IEEE International Symposium on Circuits and Systems[C].Lisbon,Portugal:IEEE,2015.1022-1025.
[3] ZHANG C C,LI Z Z,LV C Q,ZHAO J.A 10-bit 100MS/s CMOS current-steering DAC[A].IEEE International Conference on Ubiquitous Wireless Broadband[C].Nanjing,China:IEEE,2016.1-4.
[4] LIU J N,LI X Q,WEI Q,YANG H Z.A 14-bit 1.0-GS/s dynamic element matching DAC with>80 dB SFDR up to the Nyquist[A].IEEE International Symposium on Circuits and Systems(ISCAS)[C].Lisbon,Portugal:IEEE,2015.1026-1029.
[5] MCDONNELL S M,PATEL V J,DUNCAN L,DUPAIX B.Compensation and calibration techniques for current-steering DACs[J].IEEE Circuits and Systems Magazine,2017,17(2):4-26.
[6] SU C,GEIGER R L.Dynamic calibration of current-steering DAC[A].IEEE International Symposium on Circuits and Systems[C].Island of Kos,Greece:IEEE,2006.117-120.
[7] ZHONG S P,TAN N.A 12-bit 150-MSample/s current-steering DAC[A].APCCAS 2008-2008 IEEE Asia Pacific Conference on Circuits and Systems[C].Macao,China:IEEE,2008.145-148.
[8] PAL N,NANDI P,BISWAS R,Katakwar A G.Placement-based nonlinearity reduction technique for differential current-steering DAC[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2016,24(1):233-242.
[9] Lee D H,Lin Y H,Kuo T H.Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and Q^N rotated walk switching scheme[J].IEEE Transactions on cIRcuits and Systems II:Express Briefs,2006,53(11):1264-1268.
[10] VAN DER PLAS G A M,VANDENBUSSCHE J,SANSEN W,STEYAERT M S J,GIELEN G G E.A 14-bit intrinsic accuracy Q/sup 2/random walk CMOS DAC[J].IEEE Journal of Solid-State Circuits,1999,34(12):1708-1718.
[11] VAN DEN BOSCH A,STEYAERT M,SANSEN W.An accurate statistical yield model for CMOS current-steering D/A converters[A].2000 IEEE International Symposium on Circuits and Systems[C].Geneva,Switzerland,Switzerland:IEEE,2000.105-108.
[12] VAN DEN BOSCH A,STEYAERT M,SANSEN W.SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters[A].1999 IEEE International Conference on Electronics,Circuits and Systems[C].Pafos,Cyprus,Cyprus:IEEE,1999.1193-1196.
[13] TAO C,LU P,LI N.A 12-bit 125-MHz segmented current-steering DAC for communication application[A].2006 IET International Conference on Wireless,Mobile and Multimedia Networks[C].Hangzhou,China:IEEE,2006.1-4.
[14] HUANG Q J,YU F Q.A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage[J].IEICE Electronics Express,2018,15(11):1-10.
[15] HUANG Q J,YU F Q.Prediction of the Nonlinearity by Segmentation and Matching Precision of a Hybrid R-I Digital-to-Analog Converter[J].Electronics,2018,7(6):1-20.
[16] MASOUD N,LEILA S,MEYSAM A,Omid H.Design of a 10-bit high performance current-steering DAC with a novel nested decoder based on domino logic[J].Journal of Circuits,Systems and Computers,2015,24(6):1550086.
[17] CHOU F T,HUNG C C.Glitch energy reduction and SFDR enhancement techniques for low-power binary-weighted current-steering DAC[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2016,24(6):2407-2411.
[18] JURGEN D,MICHIEL S J S.A 10-bit 250-MS/s binary-weighted current-steering DAC[J].IEEE Journal of Solid-State Circuits,2006,41(2):320-329.
[19] CHOU F T,CHEN C M,HUNG C C.A low-glitch binary-weighted DAC with delay compensation scheme[J].Analog Integr Circ Sig Process,2014,79(2):277-289.

基于Q^N旋转布局的10位500MS/s分段电流舵DAC

A 10-bit 500MS/s Current Steering DAC with Q^N Rotary Layout

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

[1]	张宏伟, 张小虎, 曹勇. 贝叶斯序贯重要性积分滤波器[J]. 电子学报, 2022, 50(4): 823-831.
[2]	陶凌, 陈安庆, 邓贞宙, 韩春雷, 王玉皞, 王平. 应用分形几何与混沌理论进行植物形态建模[J]. 电子学报, 2021, 49(9): 1776-1782.
[3]	刘景森, 马义想, 李煜. 改进蝴蝶算法求解多维复杂函数优化问题[J]. 电子学报, 2021, 49(6): 1068-1076.
[4]	修建娟, 张敬艳, 董凯. 基于动力学模型约束的空间目标精确跟踪算法研究[J]. 电子学报, 2021, 49(4): 781-787.
[5]	赵小龙, 叶鸣, 张松昌, 曹智, 张可越, 张安学, 贺永宁. 基于介电非线性机制的微带电路无源互调效应研究[J]. 电子学报, 2020, 48(12): 2289-2296.
[6]	毛北行. 分数阶多混沌系统滑模同步两种方法的比较[J]. 电子学报, 2020, 48(11): 2215-2219.
[7]	赵益波, 严涛, 李春彪, 杨蕾. α-稳定分布噪声环境下的非线性回声消除研究[J]. 电子学报, 2020, 48(1): 59-65.
[8]	卢春光, 张永顺, 李志汇, 葛启超. 量测随机延迟下带厚尾噪声的鲁棒Student's t随机容积卡尔曼滤波器[J]. 电子学报, 2019, 47(9): 1830-1840.
[9]	赵伟, 曹少中, 孙富春, 晋振杰, 王明道. 胶印机齿轮系统非线性模型直接积分解法[J]. 电子学报, 2019, 47(6): 1267-1271.
[10]	田威, 彭华甫, 黄高明, 林晓烘, 王雪宝. 基于岭最小截平方的传感器稳健配准方法[J]. 电子学报, 2019, 47(5): 1009-1016.
[11]	李姝怡, 程婷. 基于量测转换IMM的多普勒雷达机动目标跟踪[J]. 电子学报, 2019, 47(3): 538-544.
[12]	杨林峰, 胡桂莉, 张晨, 张振荣. 基于CPU-GPU协同并行内点算法求解结构化非线性规划[J]. 电子学报, 2019, 47(2): 382-389.
[13]	张杨勇, 罗忠涛, 聂雅琴, 张刚. 抑制脉冲型噪声的高斯拖尾非线性函数设计[J]. 电子学报, 2019, 47(11): 2407-2412.
[14]	李俊志, 关杰. 非线性反馈移存器型序列密码的完全性通用算法[J]. 电子学报, 2018, 46(9): 2075-2080.
[15]	武柯言, 张榆锋, 赵征鹏, 高莲, 章克信, 张俊华, 陈建华. 组织超声谐波特性的Nakagami分布统计特征研究[J]. 电子学报, 2018, 46(7): 1639-1643.

基于QN旋转布局的10位500MS/s分段电流舵DAC

A 10-bit 500MS/s Current Steering DAC with QN Rotary Layout

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

基于Q^N旋转布局的10位500MS/s分段电流舵DAC

A 10-bit 500MS/s Current Steering DAC with Q^N Rotary Layout