PVHArray:一种流水可伸缩的层次化可重构密码逻辑阵列结构

doi:10.3969/j.issn.0372-2112.2020.04.020

电子学报 ›› 2020, Vol. 48 ›› Issue (4): 781-789.DOI: 10.3969/j.issn.0372-2112.2020.04.020

PVHArray:一种流水可伸缩的层次化可重构密码逻辑阵列结构

杜怡然, 李伟, 戴紫彬

解放军信息工程大学, 河南郑州 450000

收稿日期:2019-03-03 修回日期:2019-07-31 出版日期:2020-04-25
- 通讯作者:
- 李伟
- 作者简介:
- 杜怡然 男.1991年4月出生,河南郑州人.解放军信息工程大学计算机科学与技术专业博士研究生,从事安全专用芯片设计等有关研究.E-mail:yrdu_ieu@163.com;戴紫彬 男.1966年5月出生,河南商丘人.解放军信息工程大学教授,博士生导师,从事专用集成电路设计、芯片安全防护、信息安全芯片技术等有关研究.
- 基金资助:
- 国家自然科学基金 (No.61404175）

PVHArray:A Pipeline Variable Hierarchical Reconfigurable Cryptographic Logic Array Structure

DU Yi-ran, LI Wei, DAI Zi-bin

Zhengzhou Institute of Information Science and Technology, Zhengzhou, Henan 450000, China

Received:2019-03-03 Revised:2019-07-31 Online:2020-04-25 Published:2020-04-25

摘要/Abstract

摘要： 针对密码算法的高效能实现问题，该文提出了一种基于数据流的粗粒度可重构密码逻辑阵列结构PVHArray.通过研究密码算法运算及控制结构特征，基于可重构阵列结构设计方法，提出了以流水可伸缩的粗粒度可重构运算单元、层次化互连网络和面向周期级的分布式控制网络为主体的粗粒度可重构密码逻辑阵列结构及其参数化模型.为了提升可重构密码逻辑阵列的算法实现效能，该文结合密码算法映射结果，确定模型参数，构建了规模为4×4的高效能PVHArray结构.基于55nm CMOS工艺进行流片验证，芯片面积为12.25mm²，同时，针对该阵列芯片进行密码算法映射.实验结果表明，该文提出高效能PVHArray结构能够有效支持分组、序列以及杂凑密码算法的映射，在密文分组链接（CBC）模式下，相较于可重构密码逻辑阵列REMUS_LPP结构，其单位面积性能提升了约12.9%，单位功耗性能提升了约13.9%.

关键词: 流水可伸缩, 层次化, 周期级, 高效能, 阵列

Abstract: Aiming at the high energy-efficiency implementation of cryptographic algorithm,this paper proposed a coarse-grained reconfigurable cryptographic logic array structure named PVHArray.Based on the research of cryptographic algorithm operation and control structure features,adopted the reconfigurable array structure design method,this paper proposed the coarse-grained reconfigurable cryptographic logic array structure and its parametric model,which is mainly composed of pipeline variable coarse-grained reconfigurable computing units,hierarchical interconnected network and periodic-oriented distributed control network.In order to improve the energy-efficiency of the reconfigurable cryptographic logic array,this paper combined the cryptographic algorithm mapping results to determine the model parameters,and constructed a high energy-efficiency PVHArray structure with a size of 4×4.The chip area of PVHArray is 12.25mm² based on 55nm CMOS technology,and at the same time,cryptographic algorithm mapping is performed for PVHArray.The experimental results show that the proposed high-efficiency PVHArray structure can effectively support the mapping of block,stream and hash cipher algorithm.In the cipher block chaining (CBC) mode,compared with state-of-the-art reconfigurable cryptographic logic array REMUS_LPP,the performance per unit area has increased by 12.9% and the performance per unit power has increased by 13.9%.

Key words: pipeline variable, hierarchical, periodic-oriented, high-efficiency, array

中图分类号:

TP309.7

杜怡然, 李伟, 戴紫彬. PVHArray:一种流水可伸缩的层次化可重构密码逻辑阵列结构[J]. 电子学报, 2020, 48(4): 781-789.

DU Yi-ran, LI Wei, DAI Zi-bin. PVHArray:A Pipeline Variable Hierarchical Reconfigurable Cryptographic Logic Array Structure[J]. Acta Electronica Sinica, 2020, 48(4): 781-789.

参考文献

[1] LISA WU,CHRIS WEAVER,TODD AUSTIN.CryptoManiac:A fast flexible architecture for secure communication[A].Proceedings.28th Annual International Symposium on Computer Architecture[C].Sweden:IEEE,2001.110-119.
[2] RAINER BUCHTY.Cryptonite-a programmable crypto processor architecture for high-bandwidth applications[A].International Conference on Architecture of Computing Systems[C].Berlin,Heidelberg:Springer,2004.DOI:10.1007/978-3-540-24714-2_15.
[3] ELBIRTADAM J,CHRISTOF PAAR.An instruction-level distributed processor for symmetric-key cryptography[J].IEEE Transactions on Parallel and Distributed Systems,2005,16(5):468-480.
[4] LIU Leibo,WANG Bo,DENG Chenchen.Anole:A highly efficient dynamically reconfigurable crypto-processor for symmetric-key algorithms[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018,PP(99):1-1.
[5] GOKHAN SAYILAR,DEREK CHIOU.Cryptoraptor:High throughput reconfigurable cryptographic processor[A].International Conference on Computer-Aided Design[C].San Jose:IEEE,2014.155-161.
[6] LI Wei,ZENG Xiaoyang,NAN Longmei,et al.A reconfigurable block cryptographic processor based on VLIW architecture[J].China Communications,2016,13(1):91-99.
[7] SHAN Weiwei,FU Xingyuan,XU Zhipeng.A secure reconfigurable crypto IC with countermeasures against SPA,DPA,and EMA[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2015,34(7):1201-1205.
[8] SHAN Weiwei,XU Zhipeng,FU Xingyuan,et al.VLSI design of a reconfigurable S-box based on memory sharing method[J].IEICE Electronics Express,2014,11(1):1-6.
[9] 冯晓,李伟,戴紫彬.面向分组密码的可重构异构多核并行处理架构[J].电子学报,2017,45(6):1311-1320. FENG Xiao,LI Wei,DAI Zi-bin.Reconfigurable asymmetrical multi-core architecture for block cipher[J].Acta Electronica Sinica,2017,45(6):1311-1320.(in Chinese)
[10] 马超,李伟,戴紫彬.新型可重构移位-置换单元研究与设计[J].电子学报,2017,45(5):1025-1034. MA Chao,LI Wei,DAI Zi-bin.A novel reconfigurable rotation-permutation unit research and implementation[J].Acta Electronica Sinica,2017,45(5):1025-1034.(in Chinese)
[11] TIAN Chaoxuan,ZHU Jialiang,SHAN Weiwei,et al.VLSI design of reconfigurable cipher coprocessor supporting both symmetric and asymmetric cryptographic algorithms[A].International Conference on Computer Science and Information Technology[C].China:Kunming,2014.299-307.
[12] 杜怡然,南龙梅,戴紫彬.可重构分组密码逻辑阵列加权度量模型及高能效映射算法[J].电子学报,2019,47(1):82-91. DU Yi-ran,NAN Long-mei,DAI Zi-bin.Reconfigurable block cryptographic logic array weighted metric model and high energy-efficient mapping algorithm[J].Acta Electronica Sinica,2019,47(1):82-91.(in Chinese)
[13] 黄伟.面向云计算的性能与功耗可配置安全终端技术研究[D].上海:复旦大学,2011. HUANG Wei.Research on Cloud Computing Performance and Power Consumption Configurable Secure Terminal Technology[D].Shanghai:Fudan University,2011.(in Chinese)
[14] FRONTE D,PEREZ A,PAYRAT E.Celator:A multi-algorithm cryptographic co-processor[A].The International Conference on Reconfigurable Computing and FPGAs[C].Cancun,Mexico:IEEE,2008.438-443.
[15] SETH COPEN GOLDSTEIN,HERMAN SCHMIT,HARI CADAMBI.PipeRench:A reconfigurable architecture and compiler[J].Computer,2000,33(4):70-77.
[16] LIU Leibo,WANG Dong,ZHU Min,et al.An energy-efficient coarse-grained reconfigurable processing unit for multiple-standard video decoding[J].IEEE Transactions on Multimedia,2015,17(10):1-1.

PVHArray:一种流水可伸缩的层次化可重构密码逻辑阵列结构

PVHArray:A Pipeline Variable Hierarchical Reconfigurable Cryptographic Logic Array Structure

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

[1]	陈光辉, 曾孝平, 焦爽. 基于阵列划分的近场DOA估计算法[J]. 电子学报, 2022, 50(9): 2110-2118.
[2]	周礼, 唐旻, 钱佳唯, 张跃平, 毛军发. 面向系统集成的散热天线设计[J]. 电子学报, 2022, 50(7): 1766-1773.
[3]	刘博源, 江云, 黄昭宇, 陈嘉贝, 叶源, 季鹏飞, 许庆华, 吴微微, 黄敬健, 袁乃昌. 基于晶圆级封装的W波段微同轴天线小型化设计与实现[J]. 电子学报, 2022, 50(5): 1098-1106.
[4]	田春生, 陈雷, 王源, 王硕, 周婧, 张瑶伟, 庞永江, 周冲, 马筱婧, 杜忠, 薛钰. 面向FPGA的布局与布线技术研究综述[J]. 电子学报, 2022, 50(5): 1243-1254.
[5]	廖勇, 杨馨怡, 杜洁汝. 基于两阶段的毫米波大规模MIMO低复杂度混合预编码算法[J]. 电子学报, 2021, 49(7): 1298-1304.
[6]	常琦, 孟瑶, 赵恒. 基于概率成像的二维波束聚焦冲击定位方法研究[J]. 电子学报, 2021, 49(7): 1339-1345.
[7]	杨仲平, 杨书宁, 周青松, 张剑云. 基于ADMM的低副瓣阵列区域聚焦照射[J]. 电子学报, 2021, 49(7): 1370-1378.
[8]	叶俊民, 罗达雄, 陈曙. 基于层次化修正框架的文本纠错模型[J]. 电子学报, 2021, 49(2): 401-407.
[9]	高琛, 张帆, 高彦钊. 利用数据稀疏性的LSTM加速器设计[J]. 电子学报, 2021, 49(2): 209-215.
[10]	罗阳锦, 张升伟, 陆浩. 高光谱微波辐射计宽带高速数字系统设计[J]. 电子学报, 2021, 49(2): 380-386.
[11]	陈金立, 王亚鹏, 李家强, 龙伟军. 冲击噪声下基于张量分解和K‑means聚类的MIMO雷达阵列诊断[J]. 电子学报, 2021, 49(12): 2315-2322.
[12]	王睿, 陈喆, 殷福亮. 分布式声传感器阵列校准方法综述[J]. 电子学报, 2021, 49(12): 2468-2478.
[13]	郑恩明, 陈新华, 周权斌, 李嶷, 杨鹤, 孟浩. 一种复域压缩感知目标方位估计方法[J]. 电子学报, 2021, 49(11): 2117-2123.
[14]	马春波, 石俊杰, 王莹, 张磊, 敖珺. 一种自由空间光通信中自适应光电阵列信号处理算法[J]. 电子学报, 2021, 49(10): 1908-1912.
[15]	孟祥新, 柳桃荣, 笪敏, 刘泽鑫. 一种高精度的毫米波稀疏平面阵列频域类成像算法[J]. 电子学报, 2020, 48(8): 1479-1485.