[1] LISA WU,CHRIS WEAVER,TODD AUSTIN.CryptoManiac:A fast flexible architecture for secure communication[A].Proceedings.28th Annual International Symposium on Computer Architecture[C].Sweden:IEEE,2001.110-119.
[2] RAINER BUCHTY.Cryptonite-a programmable crypto processor architecture for high-bandwidth applications[A].International Conference on Architecture of Computing Systems[C].Berlin,Heidelberg:Springer,2004.DOI:10.1007/978-3-540-24714-2_15.
[3] ELBIRTADAM J,CHRISTOF PAAR.An instruction-level distributed processor for symmetric-key cryptography[J].IEEE Transactions on Parallel and Distributed Systems,2005,16(5):468-480.
[4] LIU Leibo,WANG Bo,DENG Chenchen.Anole:A highly efficient dynamically reconfigurable crypto-processor for symmetric-key algorithms[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018,PP(99):1-1.
[5] GOKHAN SAYILAR,DEREK CHIOU.Cryptoraptor:High throughput reconfigurable cryptographic processor[A].International Conference on Computer-Aided Design[C].San Jose:IEEE,2014.155-161.
[6] LI Wei,ZENG Xiaoyang,NAN Longmei,et al.A reconfigurable block cryptographic processor based on VLIW architecture[J].China Communications,2016,13(1):91-99.
[7] SHAN Weiwei,FU Xingyuan,XU Zhipeng.A secure reconfigurable crypto IC with countermeasures against SPA,DPA,and EMA[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2015,34(7):1201-1205.
[8] SHAN Weiwei,XU Zhipeng,FU Xingyuan,et al.VLSI design of a reconfigurable S-box based on memory sharing method[J].IEICE Electronics Express,2014,11(1):1-6.
[9] 冯晓,李伟,戴紫彬.面向分组密码的可重构异构多核并行处理架构[J].电子学报,2017,45(6):1311-1320. FENG Xiao,LI Wei,DAI Zi-bin.Reconfigurable asymmetrical multi-core architecture for block cipher[J].Acta Electronica Sinica,2017,45(6):1311-1320.(in Chinese)
[10] 马超,李伟,戴紫彬.新型可重构移位-置换单元研究与设计[J].电子学报,2017,45(5):1025-1034. MA Chao,LI Wei,DAI Zi-bin.A novel reconfigurable rotation-permutation unit research and implementation[J].Acta Electronica Sinica,2017,45(5):1025-1034.(in Chinese)
[11] TIAN Chaoxuan,ZHU Jialiang,SHAN Weiwei,et al.VLSI design of reconfigurable cipher coprocessor supporting both symmetric and asymmetric cryptographic algorithms[A].International Conference on Computer Science and Information Technology[C].China:Kunming,2014.299-307.
[12] 杜怡然,南龙梅,戴紫彬.可重构分组密码逻辑阵列加权度量模型及高能效映射算法[J].电子学报,2019,47(1):82-91. DU Yi-ran,NAN Long-mei,DAI Zi-bin.Reconfigurable block cryptographic logic array weighted metric model and high energy-efficient mapping algorithm[J].Acta Electronica Sinica,2019,47(1):82-91.(in Chinese)
[13] 黄伟.面向云计算的性能与功耗可配置安全终端技术研究[D].上海:复旦大学,2011. HUANG Wei.Research on Cloud Computing Performance and Power Consumption Configurable Secure Terminal Technology[D].Shanghai:Fudan University,2011.(in Chinese)
[14] FRONTE D,PEREZ A,PAYRAT E.Celator:A multi-algorithm cryptographic co-processor[A].The International Conference on Reconfigurable Computing and FPGAs[C].Cancun,Mexico:IEEE,2008.438-443.
[15] SETH COPEN GOLDSTEIN,HERMAN SCHMIT,HARI CADAMBI.PipeRench:A reconfigurable architecture and compiler[J].Computer,2000,33(4):70-77.
[16] LIU Leibo,WANG Dong,ZHU Min,et al.An energy-efficient coarse-grained reconfigurable processing unit for multiple-standard video decoding[J].IEEE Transactions on Multimedia,2015,17(10):1-1. |