
一种应用于阵列TDC的低抖动锁相环设计
Design of a Low Jitter Phase Locked Loop for Array TDC
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |