
一种可重构体系结构用于高速实现DES、3DES和AES
A Reconfigurable Architecture for High-Speed Implementations of DES,3DES and AES
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |