
基于主方程法单电子晶体管的Verilog-A行为模型
A Verilog-A Behavioral Model for SET Based on the Master Equation Method
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |