[1] Cardoso J M P,Diniz C D,Weinhardt M.Compiling for reconfigurable computing:a survey[J]. ACM Computing Surveys,2010,42(4):1301-1365.
[2] Yoon J W,Lee J,Park S,et al. Architecture customization of on-chip reconfigurable accelerators[J]. ACM Transactions on Design Automation of Electronic Systems,2013,18(4):52:1-52:22.
[3] Zhao X,Erdogan A T,Arslan T.High-efficiency customized coarse-grained dynamically reconfigurable architecture for JPEG2000[J]. IEEE Transactions on Very Large Scale Integration Systems,2013,21(12):2343-2348.
[4] Kim Y,Lee J,Shrivastava A,et al.High throughput data mapping for coarse-grained reconfigurable architectures[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2011,30(11):1599-1609.
[5] 杨子煜,严明,王大伟,等.面向CGRA循环流水映射的数据并行优化[J]. 计算机学报,2013,36(6):1280-1289. Yang Ziyu,Yan Ming,Wang Dawei,et al.Data parallelism optimization for the CGRA loop pipelining mapping[J]. Chinese Journal of Computers,2013,36(6):1280-1289.(in Chinese)
[6] Han K,Lee G,Choi K.Software-level approaches for tolerating transient faults in a coarse-grained reconfigurable architecture[J]. IEEE Transactions on Dependable and Secure Computing,2014,11(4):392-398.
[7] Yoon J W,Shrivastava A,Park S,et al.A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures[J]. IEEE Transactions on Very Large Scale Integration Systems,2009,17(11):1565-1578.
[8] Ferreira R S,Cardoso J M P,Damiany A,et al.Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega Networks[J]. Journal of Systems Architecture,2011,57(8):761-777.
[9] Lee G,Choi K,Dutt N D.Mapping multi-domain applications onto coarse-grained reconfigurable architectures[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2011,30(5):637-650.
[10] Ansaloni G,Tanimura K,Pozzi L,et al.Integrated kernel partitioning and scheduling for coarse-grained reconfigurable arrays[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2012,31(12):1803-1816.
[11] Chen L,Mitra T.Graph minor approach for application mapping on CGRAs[J]. ACM Transactions on Reconfigurable Technology and Systems,2014,7(3):21:1-21:25.
[12] Miyamori T,Olukotun K,Budiu M,et al.REMARC:reconfigurable multimedia array coprocessor[J]. IEICE Transactions on Information and Systems,1999,E82-D(2):389-397.
[13] Goldstein S C,Schmit H,Budiu M,et al.PipeRench:A reconfigurable architecture and compiler[J]. Computer,2000,33(4):70-77.
[14] 魏少军,刘雷波,尹首一.可重构计算处理器技术[J]. 中国科学:信息科学,2012,42(12):1559-1576. Wei Shaojun,Liu Leibo,Yin Shouyi.Key techniques of reconfigurable computing processor[J]. Science China:Information Sciences,2012,42(12):1559-1576.(in Chinese)
[15] 陈乃金,江建慧,陈昕,等.一种考虑执行延迟最小化和资源约束的改进层划分算法[J]. 电子学报,2012,40(5):1055-1066. Chen Naijin,Jiang Jianhui,Chen Xin,et al.An improved level partitioning algorithm considering minimum execution delay and resource restraints[J]. Acta Electronica Sinica,2012,40(5):1055-1066.(in Chinese)
[16] 陈乃金,冯志勇,江建慧.用于二维RCA跨层数据传输的旁节点无冗余添加算法[J]. 通信学报,2015,36(4):2015132:1-17. Chen Naijin,Feng Zhiyong,Jiang Jianhui.Bypass node non-redundant adding algorithm for crossing-level data transmission in two-dimension reconfigurable cell array[J]. Journal on Communications,2015,36(4):2015132:1-17.(in Chinese) |