[1] El-Sayed.N,Schroeder.B.Reading between the lines of failure logs:Understanding how HPC systems fail[A].343rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks[C].IEEE,2013.1-12.
[2] Dan Ernst,Nam Sung Kim,et al.Razor:A low-power pipeline based on circuit-level timing speculation[A].IEEE Micro[C].IEEE,2003.1-9.
[3] N.Wand and S.Patel.Restore:Symptom-based soft error detection in microprocessors[J].IEEE Trans Dependable Secure Comput,2006,3(3):188-201.
[4] Cristian Constantinescu.Trends and Challenges in VLSI Circuit Reliability[J].IEEE Micro,2003,23(4):14-19.
[5] 毛南,黄岚,王忠义,刘志存.实时嵌入式容错系统的关键技术研究[J].计算机工程与设计,2007,28(14):3433-3435. Mao Nan,Huang Lan,Wang Zhong-yi,Liu Zhi-cun.Key techniques for fault-tolerant real-time embedded system[J].Computer Engineering and Design,2007,28(14):3433-3435.(in Chinese)
[6] L Spainhower,T A.Gregg.IBM S/390 parallel enterprise server G5 fault tolerance:A historical perspective[J].IBM Journal of Research and Development,1999,43(5/6):863-873.
[7] P Meaney,S Swaney,et al.IBM z990 Soft error detection and recovery[J].IEEE Tran on Device and Materials Reliability,2005,5(3):419-427.
[8] Todd M Austin.DIVA:A reliable substrate for deep submicron microarchitecture design[A].32nd International Symposium on Microarchitecture[C].IEEE,1999.1-12.
[9] Wang Jing,Yang Xing,Zhao Yuanfu,Zhang Weigong,Shen Jiao and Qiu Keni.Multi-bits error detection and fast recovery in RISC core[J].Journal of Emiconductors,2016,36(11):115009(1-8).
[10] Gaisler Research.The LEON2 Processor User's Manual[R].2004-05.
[11] 于航,王晶,周继芹,等.面向单粒子翻转效应的模拟故障注入技术[J].计算机工程与设计,2016,37(1):107-111. Yu Hang,Wang Jing,Zhou Ji-qin,et al.Simulation fault injection technology for single event upset[J].Computer Engineering and Design,2016,37(1):107-111.(in Chinese)
[12] EEMBC CoreMark Benchmark[/OL].https://www.eembc.org/coremark/,2018-08-04.
[13] 王芳良,张伟功,于立新.基准集在嵌入式系统性能分析中的应用[J].计算机工程与设计,2015(1):115-119. Wang Fang-liang,Zhang Wei-gong,Yu Li-xin.Applications of benchmark in embedded system performance analysis[J].Computer Engineering and Design,2015(1):115-119.(in Chinese)
[14] S Das,C Tokunaga,et al.Razorii:In situ error detection and correction for pvt and ser tolerance[J].IEEE Journal of Solid-State Circuits,2009,44(1):32-48.
[15] 郝亚男,高欣,许仕龙.SRAM型FPGA的SEU容错技术研究[J].中国集成电路,2015,10(197):31-36. Hao Ya-nan,Gao Xin,Xu Shi-long.Study on the SEU-tolerant techniques for SRAM-based FPGAs[J].China Integrated Circult,2015,10(197):31-36.(in Chinese)
[16] 陈志辉,章淳,王颖,王伶俐.一种FPGA抗辐射工艺映射方法研究[J].电子学报,2011,39(11):2507-2511. Chen Zhi-hui,Zhang Chun,Wang Ying,Wang Ling-li.An FPGA robust technology mapping method[J].Acta Electronica Sinica,2011,39(11):2507-2511.(in Chinese)
[17] 徐建军,谭庆平,熊磊,叶俊.一种针对软错误的程序可靠性定量分析方法[J].电子学报,2011,39(3):675-679. Xu Jian-jun,Tan Qing-ping,Xiong Lei,Ye Jun.A quantitative approach for program reliability analysis of soft errors[J].Acta Electronica Sinica,2011,39(3):675-679.(in Chinese)
[18] WANG Yongqing,MA Yuanxing,LIU Donglei,WU Siliang.An seu-tolerant approach for space-borne viterbi decoders[J].Chinese Journal of Electronics,2014,24(3):857-861. |