[1] Xilinx Inc.Vivado Design Suite User Guide:Partial Reconfiguration[DB/OL].https://china.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug909-vivado-partial-reconfiguration.pdf,2016-11-30.
[2] Cong J,Huang H,Ghodrat M A.AScalable communication-aware compilation flow for programmable accelerators[A].Proc of the 21st Asia and South Pacific Design Automation Conference[C].Piscataway,NJ:IEEE,2016.503-510.
[3] Cong J,Huang M,Wu D,et al.Invited-heterogeneous datacenters:options and opportunities[A].Proc of the 53rd Annual Design Automation Conference,ser.DAC'16[C].New York:ACM,2016.1-6.
[4] Zhang C,Li P,Sun G,et al.Optimizing FPGA-basedaccelerator design for deep convolutional neural networks[A].Proc of the 23th ACM/SIGDA International Symposium on Field Programmable Gate Arrays[C].New York:ACM,2015.161-170.
[5] Nguyen T D A,Kumar A.PRFloor:An automatic floorplanner for partially reconfigurable FPGA systems[A].Proc of the 24th ACM/SIGDA International Symposium on Field Programmable Gate Arrays[C].New York:ACM,2016.149-158.
[6] Luu J,Goeders J,Wainberg M,et al.VTR 7.0:next generation architecture and CAD system for FPGAs[J].ACM Transactions on Reconfigurable Technology & Systems,2014,7(2):1-30.
[7] University of Toronto.Verilog-to-Routing Documentation[DB/OL].https://docs.verilogtorouting.org/en/latest/,2017-12-20.
[8] Rabozzi M,Durelli G C,Miele A,et al.Floorplanningautomation for partial-reconfigurable FPGAs via feasible placements generation[J].IEEE Transactions on Very Large Scale Integration Systems,2017,25(1):151-164.
[9] Ma Y,Liu J,Zhang C,et al.HW/SWpartitioning for region-based dynamic partial reconfigurable FPGAs[A].Proc of the 32th International Conference on Computer Design[C].Piscataway,NJ:IEEE,2014.470-476.
[10] Rabozzi M,Lillis J,Santambrogio M D.Floorplanning for partially-reconfigurable FPGA systems via mixed integer linear programming[A].Proc of the 22th Annual International Symposium on Field-Programmable Custom Computing Machines[C].Piscataway,NJ:IEEE,2014.186-193.
[11] Wang C,Wu W,Nie S,et al.BFT:a placement algorithm for non-rectangle task model in reconfigurable computing system[J].IET Computers & Digital Techniques,2016,10(3):128-137.
[12] Vipin K,Fahmy S A.Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration[A].8th International Symposium on Applied Reconfigurable Computing[C].Berlin:Springer-Verlag,2012.13-25.
[13] Bolchini C,Miele A,Sandionigi C.Automated resource-aware floorplanning of reconfigurable areas in partially reconfigurable FPGA systems[A].Proc of 21th International Conference on Field Programmable Logic and Applications[C].Piscataway,NJ:IEEE,2011.532-538.
[14] Gurobi Optimization,Inc.Gurobi Optimizer Reference Manual[DB/OL].http://www.gurobi.com/documentation/7.0/refman/index.html,2017-02-21. |