[1] IEEE Std 754(TM)-2008.IEEE Standard for Floating-Point Arithmetic[S].
[2] CARLOUGH S,COLLURA A,MUELLER S,et al.The IBM zEnterprise-196 decimal floating point accelerator[A].Proceedings of 20th IEEE Symposium on Computer Arithmetic[C].Tübingen:IEEE,2011.139-146.
[3] YOSHIDA T,MARUYAMA T,AKIZUKI Y,et al.Sparc 64 X:Fujitsu's new-generation 16-core processor for unix servers[J].IEEE Micro,2013,33(6):16-24.
[4] WAHBA A A,FAHMY H A H.Area efficient and fast combined binary/decimal floating point fused multiply add unit[J].IEEE Transactions on Computers,2017,66(2):226-239.
[5] HAN L,ZHANG H,KO S B.Decimal floating-point fused multiply-add with redundant internal encodings[J].IET Computers & Digital Techniques,2016,10(4):147-156.
[6] GORGIN S,JABERIPUR G.Sign-magnitude encoding for efficient VLSI realization of decimal multiplication[J].IEEE Transactions on Very Large Scale Integer (VLSI) Systems,2017,25(1):75-85.
[7] CUI X P,DONG W W,LIU W Q,et al.High performance parallel decimal multipliers using hybrid BCD codes[J].IEEE Transactions on Computers,2017,PP(99):1-1.
[8] CUI X P,LIU W Q,DONG W W,LOMBARDI F.A parallel decimal multiplier using hybrid binary coded decimal (BCD) codes[A].Proceedings of the 23rd Symposium on Computer Arithmetic[C].Santa Clara,CA:IEEE,2016.150-155.
[9] VAZQUEZ A,ANTELO E,MONTUSCHI P.Improved design of high-performance parallel decimal multipliers[J].IEEE Transactions on Computers,2010,59(5):679-693.
[10] JABERIPUR G,KAIVANI A.Improving the speed of parallel decimal multiplication[J].IEEE Transactions on Computers,2009,58(11):1539-1552.
[11] GORGIN S,JABERIPUR G.A fully redundant decimal adder and its application in parallel decimal multipliers[J].Microelectronics Journal,2009,40(10):1471-1481.
[12] VAZQUEZ A,ANTELO E,BRUGUERA J.Fast radix-10 multiplication using redundant BCD codes[J].IEEE Transactions on Computers,2014,63(8):1902-1914.
[13] KENNEY R D,SCHULTE M J.High-speed multioperand decimal adders[J].IEEE Transactions on Computers,2005,54(8):953-963.
[14] ERLE M A,SCHWARZ E M,SCHULTE M J.Decimal multiplication with efficient partial product generation[A].Proceedings of 17th IEEE Symposium on Computer Arithmetic[C].Cape Cod,MA:IEEE,2005.21-28.
[15] YEH W,Jen C.High-speed Booth encoded parallel multiplier design[J].IEEE Transactions on Computers,2000,49(7):692-701.
[16] KOGGE P M and STONE H S.A parallel algorithm for the efficient solution of a general class of recurrence equations[J].IEEE Transactions on Computers,1973,C-22(8):786-793.
[17] DIMITRAKOPOULOS G and NIKOLOS D.High-speed parallel-prefix VLSI Ling adders[J].IEEE Transactions on Computers,2005,54(2):225-231. |