[1] 来新泉,陈勇,叶强,龙燕.一种3阶Mash结构的Sigma-delta音频数模转换器[J].电子学报,2018,46(5):1240-1245 LAI Xinquan,CHEN Yong,YE Qiang,LONG Yan.A sigma-delta audio digital-to-analog converter with 3rd order mash structure[J].Acta Electronica Sinica,2018,46(5):1240-1245.(in Chinese)
[2] CHOU F T,CHEN Z Y,CHU H C,HUNG C C.A novel 12-bit current-steering DAC with two reference currents[A].IEEE International Symposium on Circuits and Systems[C].Lisbon,Portugal:IEEE,2015.1022-1025.
[3] ZHANG C C,LI Z Z,LV C Q,ZHAO J.A 10-bit 100MS/s CMOS current-steering DAC[A].IEEE International Conference on Ubiquitous Wireless Broadband[C].Nanjing,China:IEEE,2016.1-4.
[4] LIU J N,LI X Q,WEI Q,YANG H Z.A 14-bit 1.0-GS/s dynamic element matching DAC with>80 dB SFDR up to the Nyquist[A].IEEE International Symposium on Circuits and Systems(ISCAS)[C].Lisbon,Portugal:IEEE,2015.1026-1029.
[5] MCDONNELL S M,PATEL V J,DUNCAN L,DUPAIX B.Compensation and calibration techniques for current-steering DACs[J].IEEE Circuits and Systems Magazine,2017,17(2):4-26.
[6] SU C,GEIGER R L.Dynamic calibration of current-steering DAC[A].IEEE International Symposium on Circuits and Systems[C].Island of Kos,Greece:IEEE,2006.117-120.
[7] ZHONG S P,TAN N.A 12-bit 150-MSample/s current-steering DAC[A].APCCAS 2008-2008 IEEE Asia Pacific Conference on Circuits and Systems[C].Macao,China:IEEE,2008.145-148.
[8] PAL N,NANDI P,BISWAS R,Katakwar A G.Placement-based nonlinearity reduction technique for differential current-steering DAC[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2016,24(1):233-242.
[9] Lee D H,Lin Y H,Kuo T H.Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme[J].IEEE Transactions on cIRcuits and Systems II:Express Briefs,2006,53(11):1264-1268.
[10] VAN DER PLAS G A M,VANDENBUSSCHE J,SANSEN W,STEYAERT M S J,GIELEN G G E.A 14-bit intrinsic accuracy Q/sup 2/random walk CMOS DAC[J].IEEE Journal of Solid-State Circuits,1999,34(12):1708-1718.
[11] VAN DEN BOSCH A,STEYAERT M,SANSEN W.An accurate statistical yield model for CMOS current-steering D/A converters[A].2000 IEEE International Symposium on Circuits and Systems[C].Geneva,Switzerland,Switzerland:IEEE,2000.105-108.
[12] VAN DEN BOSCH A,STEYAERT M,SANSEN W.SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters[A].1999 IEEE International Conference on Electronics,Circuits and Systems[C].Pafos,Cyprus,Cyprus:IEEE,1999.1193-1196.
[13] TAO C,LU P,LI N.A 12-bit 125-MHz segmented current-steering DAC for communication application[A].2006 IET International Conference on Wireless,Mobile and Multimedia Networks[C].Hangzhou,China:IEEE,2006.1-4.
[14] HUANG Q J,YU F Q.A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage[J].IEICE Electronics Express,2018,15(11):1-10.
[15] HUANG Q J,YU F Q.Prediction of the Nonlinearity by Segmentation and Matching Precision of a Hybrid R-I Digital-to-Analog Converter[J].Electronics,2018,7(6):1-20.
[16] MASOUD N,LEILA S,MEYSAM A,Omid H.Design of a 10-bit high performance current-steering DAC with a novel nested decoder based on domino logic[J].Journal of Circuits,Systems and Computers,2015,24(6):1550086.
[17] CHOU F T,HUNG C C.Glitch energy reduction and SFDR enhancement techniques for low-power binary-weighted current-steering DAC[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2016,24(6):2407-2411.
[18] JURGEN D,MICHIEL S J S.A 10-bit 250-MS/s binary-weighted current-steering DAC[J].IEEE Journal of Solid-State Circuits,2006,41(2):320-329.
[19] CHOU F T,CHEN C M,HUNG C C.A low-glitch binary-weighted DAC with delay compensation scheme[J].Analog Integr Circ Sig Process,2014,79(2):277-289. |