基于gm/Id参数的CMOS运算放大器设计重用方法

doi:10.3969/j.issn.0372-2112.2019.08.004

电子学报 ›› 2019, Vol. 47 ›› Issue (8): 1626-1632.DOI: 10.3969/j.issn.0372-2112.2019.08.004

基于g_m/I_d参数的CMOS运算放大器设计重用方法

于浩, 郭裕顺, 李康

杭州电子科技大学电子信息学院, 浙江杭州 310018

收稿日期:2018-09-21 修回日期:2019-02-25 出版日期:2019-08-25
- 通讯作者:
- 郭裕顺
- 作者简介:
- 于浩 1996年生于黑龙江,2018年毕业于杭州电子科技大学集成电路与集成系统专业,获学士学位.主要从事模拟集成电路设计的研究.E-mail:1193483821@qq.com

A g_m/I_d Based Methodology for Design Reuse of CMOS Operational Amplifiers

YU Hao, GUO Yu-shun, LI Kang

School of Electronics and Information Engineering, Hangzhou Dianzi University, Hangzhou, Zhejiang 310018, China

Received:2018-09-21 Revised:2019-02-25 Online:2019-08-25 Published:2019-08-25

摘要/Abstract

摘要： 模拟电路的设计重用是提高模拟与混合信号集成电路设计效率的重要途径.本文提出了一种基于g_m/I_d参数的不同工艺之间同一结构电路的设计移植方法.方法的基本思想是保持移植前后电路中部分关键MOS管的g_m/I_d参数，从而使移植后电路的性能也基本保持不变.介绍了基于BSIM等模型的g_m/I_d匹配及移植电路参数确定方法.给出了一个Miller补偿两级运放及一个折叠共源共栅运放从0.35μm工艺到0.18μm、0.13μm、90nm工艺的移植仿真结果.与现有方法相比，本文方法可以更小的计算代价，得到性能基本相同、但功耗与面积缩减的电路.

关键词: 模拟集成电路设计, 模拟IP, 设计重用, 工艺移植

Abstract: Design reuse is an important means to increase the productivity of analog and mixed-siganl IC designs.A g_m/I_d based resizing methodology for CMOS OpAmp's is proposed in this paper.The basic idea is to preserve the g_m/I_d parameters of some crucial transistors in the circuit with the aim of the approximate performance preservation of the resized circuit.The method to accurately match the g_m/I_d parameters based on the BSIM like model between the resized and the original circuit is presented.The resizing experiments of a two-stage Miller compensated OpAmp and a folded cascode OpAmp for the process migration from a 0.35 μm CMOS technology to a 0.18 μm,0.13 μm,90nm one have been performed to validate the proposed method.The simulation results show that the method generates the resized circuits with almost the same performance but reduced power and area consumption at a lower computational cost compared with the existing approaches.

Key words: analog IC design, analog IP, design reuse, process migration

中图分类号:

TN43

于浩, 郭裕顺, 李康. 基于g_m/I_d参数的CMOS运算放大器设计重用方法[J]. 电子学报, 2019, 47(8): 1626-1632.

YU Hao, GUO Yu-shun, LI Kang. A g_m/I_d Based Methodology for Design Reuse of CMOS Operational Amplifiers[J]. Acta Electronica Sinica, 2019, 47(8): 1626-1632.

参考文献

[1] Mama Hamour et al.Analog IP design flow for SoC applications[A].Proc.of IEEE International Symposium on Circuits and Systems[C].Bangkok,Thailand,2003.676-679.
[2] Liuxi Qian,et al.Automated technology migration methodology for mixed-signal circuit based on multistart optimization framework[J].IEEE Trans.VLSI Sys.,2015,23(11):2595-2605.
[3] T Levi,et al.Application of IP-based analog platforms in the design of neuromimetic integrated circuits[J].IEEE Trans.CAD of ICs,2012,31(11):1629-1641.
[4] R.Iskander,et al.Hierarchical sizing and biasing of analog firm intellectual properties[J].INTEGRATION,the VLSI journal,2013,46:172-188.
[5] Mohamed Dessouky.Analog migration:an overview[A].Proc.16th IEEE International Conference on Electronics,Circuits,and Systems[C].Yasmine Hammamet,Tunisia,2009.992-995.
[6] S.Funaba et al.A fast and accurate method of redesigning analog subcircuits for technology scaling[J].Analog Integrated Circuits and Signal Processing,2000,25(3):299-307.
[7] C Galup-Montoro,M C Schneider,R Coitinho.Resizing rules for MOS analog-design reuse[J].IEEE Design & Test,2002,19(2):50-58.
[8] A Savio et al.Automatic scaling procedures for analog design reuse[J].IEEE Trans.Circuits and Systems I:Regular Papers,2006,53(12):2539-2547.
[9] T Levi,J Tomas,N Lewis,P Fouillat.A CMOS resizing methodology for analog circuits[J].IEEE Design & Test of Computers,2009,26(1):78-87.
[10] A F B.Adnan.Second-stage tuning procedure for analogue CMOS design reuse methodology[J].Electronics Letters,2012,48(16):990-992.
[11] P G A.Jespers.The g_m/I_d Methodology,a Sizing Tool for Low-Voltage Analog CMOS Circuits[M].New York:Springer,2010.
[12] A Cunha,M Schneider,C Galup-Montoro.An MOS transistor odel for analog circuit design[J].IEEE J.Solid-State Circuits,1998,33(10):1510-1519.
[13] Tobias Massier,et al.The sizing rules method for CMOS and bipolar analog integrated circuit synthesis[J].IEEE Trans.CAD of ICs,2008,27(12):2209-2222.

[1]	刘云涛, 申泽生, 方硕, 王云. 高吞吐率流水线结构的ZUC-256流密码硬件设计[J]. 电子学报, 2023, (): 1-8.
[2]	张龙, 刘斯扬, 孙伟锋, 马杰, 盘成务, 何乃龙, 张森, 苏巍. 绝缘体上硅功率半导体单芯片集成技术[J]. 电子学报, 2022, (): 1-13.
[3]	赵鹏, 姜梅. 一种适用于氮化镓半桥结构的高可靠性差分电流补偿电平移位电路[J]. 电子学报, 2022, 50(11): 2561-2567.
[4]	刘军, 于伟华, 吕昕. 太赫兹波导封装技术的研究与应用[J]. 电子学报, 2022, 50(8): 1859-1865.
[5]	徐叶, 张培勇, 李豪, 黄开天. 一种具有自适应优化电源抑制比的低静态电流无片外电容LDO[J]. 电子学报, 2022, 50(7): 1674-1683.
[6]	伍锡安, 章泽臣, 袁圣越, 田彤. 一种快速建立的低噪声带隙基准源设计与实现[J]. 电子学报, 2021, 49(11): 2195-2201.
[7]	黄正峰, 潘尚杰, 曹剑飞, 宋钛, 欧阳一鸣, 梁华国, 倪天明, 鲁迎春. 32nm CMOS工艺三点翻转自恢复锁存器设计[J]. 电子学报, 2021, 49(2): 394-400.
[8]	吴柯柯, 沈玉鹏, 刘家瑞, 王志宇, 莫炯炯, 郁发新. 1.8Vpp 250MS/s低谐波失真流水线ADC[J]. 电子学报, 2020, 48(11): 2242-2249.
[9]	吴金, 郑丽霞, 王力, 田江江, 张伟东, 何维捷, 孙伟锋. 基于SiC APD的日盲紫外单光子计数读出电路设计与应用[J]. 电子学报, 2020, 48(7): 1448-1452.
[10]	佟星元, 贺璐璐, 杜慧敏, 董嗣万. 针对级联型IIR滤波器群延时的均衡优化技术[J]. 电子学报, 2019, 47(8): 1717-1723.
[11]	赵元富, 王亮, 岳素格, 孙永姝, 王丹, 刘琳, 刘家齐, 王汉宁. 纳米级CMOS集成电路的单粒子效应及其加固技术[J]. 电子学报, 2018, 46(10): 2511-2518.
[12]	张明科, 胡庆生. 一个用于背板通信的24Gb/s高速自适应组合均衡器[J]. 电子学报, 2017, 45(7): 1608-1612.
[13]	史方显, 曾立, 陈昱, 王淼, 占丰. 改进型高速高精度CORDIC算法及其在DDFS中的应用[J]. 电子学报, 2017, 45(2): 446-451.
[14]	杨骁, 娄付军, 徐锦里, 李靖坤, 邱伟彬. 峰值电流模DC-DC转换器中多功能误差放大器电路设计[J]. 电子学报, 2017, 45(2): 508-512.
[15]	杨曙辉, 李邓化, 陈迎潮, 王文松, 汪海鹏, 陈文瀚, 冯梦璐, 贺学忠. 基于人工磁导体的芯片内/芯片间无线互连单极子天线传输特性研究[J]. 电子学报, 2016, 44(12): 2861-2867.

基于g_m/I_d参数的CMOS运算放大器设计重用方法

A g_m/I_d Based Methodology for Design Reuse of CMOS Operational Amplifiers

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

基于gm/Id参数的CMOS运算放大器设计重用方法

A gm/Id Based Methodology for Design Reuse of CMOS Operational Amplifiers

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

基于g_m/I_d参数的CMOS运算放大器设计重用方法

A g_m/I_d Based Methodology for Design Reuse of CMOS Operational Amplifiers