[1] B Hershberg.Ring amplifiers for switched capacitor circuits[J].IEEE Journal of Solid-State Circuits, 2012,47(12):2928-2942.
[2] Y Lim,MP Flynn.A 100MS/s 10.5b 2.46mW comparator-less pipeline ADC using self-biased ring amplifiers[A].IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)[C].San Francisco:IEEE,2014.202-203.
[3] 范明俊.基于先进工艺的低电压低功耗流水线模数转换器研究与设计[D].上海:复旦大学信息科学与工程学院,2010. FAN Ming-jun.Research and Design of Low-voltage Low-Power Pipelined ADC with Advanced Process[D].Shanghai:Information Science & Engineering School of Fudan University,2010.(in Chinese)
[4] Y Chae,G Han.Low voltage,low power,inverter-based switched-capacitor delta-sigma modulator[J].IEEE Journal of Solid-State Circuits,2009,44(2):458-472.
[5] L Brooks,H-S Lee.A 12 b 50 MS/s fully differential zero-crossing based pipelined ADC[J].IEEE Journal of Solid-State Circuits,2009,44(12):3329-3343.
[6] WILLY MC Sansen.Analog Design Essentials[M].Beijing:Tsinghua University Press,2007.
[7] BEHZAD Razavi.Design of Analog CMOS Integrated Circuits[M].Xi'an:Xi'an Jiaotong University Press,2004.
[8] 景鑫,庄奕琪,汤华莲,张丽,杜永乾.一种新型双通道MOS开关栅压自举电路[J].西安电子科技大学学报,2014,41(3):138-144. JING Xin,ZHUANG Yi-qi,TANG Hua-lian,ZHANG Li,DU Yong-qian.Novel dual channel MOS bootstrapped circuit[J].Journal of Xidian University,2014,41(3):138-144.(in Chinese)
[9] ZHU Xu-bin,NI Wei-ning,SHI Yin.A 10-bit 50-MS/s sample-and-hold circuit with low distortion sampling switches[J].Journal of Semiconductors,2009,30(5):109-112.
[10] 戴澜,姜岩峰,刘文楷.12位50 MHz流水线ADC采样保持电路实现[J].微电子学,2010,40(4):503-505. DAI Lan,JIANG Yan-feng,LIU Wen-kai.Implementation of sample and hold circuit for 12-bit 50 MHz pipelined ADC[J].Journal of Microelectronics,2010,40(4):503-505.(in Chinese)
[11] CHOUIA Y,EI-Sankary K,SALE A et al.14 b,50 MS/s CMOS front-end sample and hold module dedicated to a pipelined ADC[J].IEEE Trans Circuits Syst,2004,1(3):353-356.
[12] B Y Kamath,R G Meyer,P R Gray.Relationship between frequency response and settling time of operational amplifiers[J].IEEE Journal of Solid-State Circuits,1974,9(6):347-352.
[13] ABO A M.Design for Reliability of Low-Voltage Switched-Capacitor Circuits[M].California:University of California-Berkeley,1999.
[14] WALTARI M.Circuit Techniques For Low-Voltage And High-Speed A/D Converters[D].Helsinki:Helsin-ki University,2002.
[15] WANG H,HONG H,SUN L,et al.A sample-and-hold circuit for 10-bit 100 MS/s pipelined ADC[A].IEEE International Conference ASICON[C].Xiamen:IEEE,2011.480-483.
[16] YUE Sen,ZHAO Yi-qiang,PANG Rui-long,et al.A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC[J].Journal of Semiconductors,2014,35(5):122-127. |