[1] XIE Yuan,et al.Design space exploration for 3D integrated circuits[J].ACM Journal on Emerging Technologies in Computing Systems,2006,2(2):65-103.[2] WU Cheng-wen,et al.KWAI.On-chip TSV testing for three dimension integrated circuits before bonding using sense amplification[A].Asian Test Symposium[C].Washington,DC,USA:IEEE Computer Society,2009.450-455.[3] Wei Huang,et al.Compact thermal modeling for temperature-aware design[A].DAC[C].Washington,DC,USA:IEEE Computer Society,2004.878-883.[4] CHAKRABARTY K.Test challenges for three dimension integrated circuits[J].Design & Test of Computers,2009,26(5):26-35.[5] WU Xiao-xiao,et al.Scan-chain design and optimization for three-dimensional integrated circuits[J].ACM Journal on Emerging Technologies in Computing Systems,2009,5(2):9:1-9:26.[6] B NOIA,et al.Optimization methods for post-bond die-internal/external testing in three dimension stacked ICs[A].IEEE Intemational Test Conference[C].Washington,DC,USA:IEEE Computer Society,2010.1-9.[7] D Xiang,et al.Low-power scan testing for test data compression using a routing-driven scan architecture[J].IEEE Trans on Computer-Aided Design,2009,28(2):1101-1105.[8] D Xiang,et al.Partial scan design based on valid state information and functional information[J].IEEE Trans on Computers,2004,53(3):276-287.[9] X Zhou,et al.Thermal-aware task scheduling for 3-D multicore processors[J].IEEE Trans on Parallel and Distributed Systems,2010,21(1):60-71.[10] C Liu,et al.Thermal-aware test scheduling and hot spot temperature minimization for core-based systems[A].Defect and Fault Tolerance in VLSI Systems[C].Washington,DC,USA:IEEE Computer Society,2005.552-560.[11] G KARYOIS,et al.Multilevel hypergraph partitioning:Applications in VLSI domain[J].IEEE Trans on VLSI Systems,1999,7(1):69-79.[12] Y Yang,et al.ISAC:Integrated space and time adaptive chip-package thermal analysis[J].IEEE Trans on Computer-Aided Design,2007,26(1):86-99.[13] Li Jiang,et al.Test architecture design and optimization for three-dimensional SOCs[A].DATE'09[C].Washington,DC,USA:IEEE Computer Society,2009.220-225.[14] D Xiang,et al.Improving the effectiveness of scan-based BIST using scan chain partitioning[J].IEEE Trans on Computer-Aided Design,2005,24(6):916-927.[15] B GOPLEN,et al.Placement of thermal vias in 3-D ICs using various thermal objectives[J].IEEE Trans on Computer-Aided Design,2007,25(4):692-709.[16] PATTI RS,et al.Three-dimensional integrated circuits and the future of system-on-chip designs[J].Proceedings of the IEEE,2006,94(6):1214-1224.[17] ERIC BEYNE,et al.3D system integration technologies[A].IEEE International Conference on Integrated Circuit Design and Technology[C].Washington,DC,USA:IEEE Computer Society,2007.1-3.[18] PHILIP GARROU,et al.Handbook of 3D Integration-technology and Applications of 3D Integrated Circuits[M].Weinheim:Wiley-VCH,2008,5-8.[19] B NOIA,et al.Test-architecture optimization for TSV-based 3D stacked ICs[A].IEEE European Test Symposium[C].Washington,DC,USA:IEEE Computer Society,2010.24-29.[20] Lee H,et al.Test challenges for 3D integrated circuits[J].IEEE Design & Test of Computers,2009,(99).26-35.[21] 刘杰,梁国华,等.动态向量调整的多扫描链测试数据压缩[J].电子学报,2012,40(2):287-292. LIU Jie,LIANG Guo-hua,et al.Test data compression for multiple scan chains with dynamic vector adjustment[J].Acta Electronica Sinica,2012,40(2):287-292.(in Chinese)[22] 方建平,郝跃,等.应用混合游程编码的SOC测试数据压缩方法[J].电子学报,2005,22(11):1973-1977. FANG Jian-ping,HAO Yue,et al.A hybrid run-length coding for soc test data compression[J].Acta Electronica Sinica,2005,22(11):1973-1977.(in Chinese)[23] 李兆麟,叶以正,等.全扫描设计中多扫描链的构造[J].电子学报,2000,28(2):90-93. LI Zhao-lin,YE Yi-zheng,et al.Configuration of multiple scan chains in full scan design[J].Acta Electronica Sinica,2000,28(2):90-93.(in Chinese) |