NoC架构下异构IP核的并行测试方法

doi:10.3969/j.issn.0372-2112.2013.12.011

电子学报 ›› 2013, Vol. 41 ›› Issue (12): 2391-2396.DOI: 10.3969/j.issn.0372-2112.2013.12.011

NoC架构下异构IP核的并行测试方法

欧阳一鸣¹, 贺超¹, 梁华国^1,2, 黄正峰², 谢涛^1,3

1. 合肥工业大学计算机与信息学院, 安徽合肥 230009;
2. 合肥工业大学电子科学与应用物理学院, 安徽合肥 230009;
3. Department of Computer Science, San Diego State University, San Diego, CA 92182, USA

收稿日期:2013-03-04 修回日期:2013-05-29 出版日期:2013-12-25
- 作者简介:
- 欧阳一鸣 男，1963年出生，副教授，硕士生导师，中国计算机学会高级会员，研究方向：片上网络（NoC），嵌入式系统的综合与测试，数字系统设计自动化. E-mail：oyymbox@163.com 贺超 男，1990年出生，硕士研究生，研究方向：片上网络（NoC），嵌入式系统的综合与测试. E-mail：hechaohfut@163.com 梁华国 男，1959年出生，教授，博士生导师，中国计算机学会容错计算专业委员会委员，研究方向：嵌入式系统综合与测试、数字系统设计自动化、ATPG0算法与分布式控制等. E-mail：huagulg@hfut.edu.cn
- 基金资助:
- 国家自然科学基金 (No.61274036，No.61106038）; 安徽高校省级自然科学研究重点项目 (No.KJ2010A269）; 安徽省科技攻关项目 (No.11010202190）

Concurrent Testing for Heterogeneous-Cores in Network-on-Chips

OUYANG Yi-ming¹, HE Chao¹, LIANG Hua-guo^1,2, HUANG Zheng-feng², XIE Tao^1,3

1. School of Computer and Information, Hefei University of Technology, Hefei, Anhui 230009, China;
2. School of Electronic Science & Applied Physics, Hefei University of Technology, Hefei, Anhui 230009, China;
3. Department of Computer Science, San Diego State University, San Diego, CA 92182, USA

Received:2013-03-04 Revised:2013-05-29 Online:2013-12-25 Published:2013-12-25
- Supported by:
- National Natural Science Foundation of China (No.61274036, No.61106038); Anhui Provincial College Natural Science Research Key Project (No.KJ2010A269); Key Technology Research and Development Program of Anhui Province (No.11010202190)

摘要/Abstract

摘要： NoC（Network-on-Chip）中的异构IP核互连架构导致其测试应用时间过长，并行测试技术成为解决这个问题的最佳方案.本文提出了基于NoC架构的异构IP核并行测试方案，实现了异构IP核的高效并行测试.首先利用折叠分区方法将网络分区，提高测试传输并行性，然后通过顺序移位匹配算法将各异构IP核的测试集进行合并，实现测试集的精简和同构化，最后以多播方式将测试数据注入到网络中，实现测试应用的并行.实验结果显示，相比于文献[13，14]，本文方法的测试时间减少了17.6%-40.47%，且实现简单.

关键词: 片上网络, 并行测试, 同构化, 折叠分区, 测试应用时间

Abstract: The test application time becomes too long due to the heterogeneous-core interconnection in Network-on-Chips.The concurrent test technology is the optimal scheme to solve the problem.A novel test project for NoC is proposed in this article,and efficient concurrent test can be achieved in core-based NoC.Firstly,the folding partition method is used to change the network partition,and then it can improve the parallelism of test transmission.Secondly,the test sets are merged through the sequential shift matching algorithm to make them simple and isomorphic.Finally,the test sets are injected into the NoC by multicasting.The experimental results show that the test application time is reduced by 17.6%-40.47% compared with those in the reference[13] and [14],and our method is implemented easily.

Key words: network-on-chips, concurrent test, isomorphic, folding partition, test application time

中图分类号:

TP302

欧阳一鸣, 贺超, 梁华国, 等. NoC架构下异构IP核的并行测试方法[J]. 电子学报, 2013, 41(12): 2391-2396.

OUYANG Yi-ming, HE Chao, LIANG Hua-guo, et al. Concurrent Testing for Heterogeneous-Cores in Network-on-Chips[J]. Acta Electronica Sinica, 2013, 41(12): 2391-2396.

参考文献

［1］DeBenedictis E P.Will moore′s law be sufficient［A］.Proceedings of the ACM/IEEE SC2004 Conference on Supercomputing［C］.Pittsburgh:ACM,2005.45-56.
［2］C Anshuman,C Krishnendu.Test data compression and decompression based on internal scan chains and Golomb coding［J］.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2002,21(6):715-722.
［3］欧阳一鸣,成丽丽,梁华国.一种基于变长数据块相关性统计的测试数据压缩和解压方法［J］.电子学报,2008,36(2):298-302.
Ouyang Yi-ming,Cheng Li-li,Lian Hua-guo.A new test data compression technique based on static relativity of variable length data block［J］.Acta Electronica Sinica,2008,36(2):298-303.(in Chinese)
［4］P T Gonciari,B Al-Hashimi,et al.Improving compression ratio,area overhead,and test application time for system-on-a-chip test data compression/decompression［A］.Proceedings of the Conference on Design,Automation and Test in Europe［C］.Paris:ACM,2002.604-611.
［5］Erik Larsson,Klas Arvidsson,et al.Efficient test solutions for core-based designs［J］.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,23(5):758-775.
［6］赵建武,师奕兵,等.复用NoC 测试IP 芯核测试存取链优化配置［J］.微电子学,2009,39(6):874-878.
ZHAO Jian-wu,SHI Yi-bing,et al.Optimal test access chain configuration for reusing NoC to test IP cores［J］.Microelectronics,2009,39(6):874-878.(in Chinese)
［7］Krishnendu Chakrabarty.Test scheduling for core-based systems using mixed-integer linear programming［J］.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2000,19(10):1163-1174.
［8］Sandeep Korann.On test scheduling for core-based SoCs［A］.Proceedings of the 15th International Conference on VLSI Design［C］.Baugalore:ACM,2002.505-510.
［9］Gang Zeng,Hideo Ito.Concurrent core test for test cost reduction using merged test set and scan tree［A］.Proceedings of the 2005 International Conference on Computer Design［C］.San Jose:IEEE,2005.143-146.
［10］方芳,韩银和,李晓维.热量敏感的众核芯片多播并行测试方法［J］.计算机辅助设计与图形学报,2010,22(5)：845-851.
FANG Fang,HAN Yin-he,LI Xiao-wei.A thermal-aware parallel multicast tesing method based on many-core chips［J］.Journal of Computer-Aided Design & Computer Graphics,2010,22(5):845-851.(in Chinese)
［11］M Alexandre.Amory Frederico Ferlini,et al.DfT for the reuse of networks-on-chip as test access mechanism［A］.Proceedings of the 25th IEEE VLSI Test Symposium［C］.Berkeley:IEEE,2007.435-440.
［12］Vikram Iyengart,Krishnendu Chakrabartyt,et al.Test wrapper and test access mechanism co-optimization for system-on-chip［A］.Proceedings of International Test Conference［C］.Baltimore:ACM,2001.1023-1032.
［13］C Liu,V Iyengar,J Shi,et al.Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking［A］.Proceedings of IEEE VLSI Test Symposium［C］.Palm Springs:IEEE,2005.349-354.
［14］Jia LI,Qiang XU,Yu HU,Xiaowei LI.Channel width utilization improvement in testing NoC-based systems for test time reduction［A］.Proceedings of 4th IEEE International Symposium on Electronic Design,Test and Applications［C］.Hong Kong:IEEE,2008.26-31.

[1]	王佳辉, 魏雯婷, 王领, 顾华玺. 光片上网络中基于NSGA-II的多目标映射方法研究[J]. 电子学报, 2022, 50(10): 2372-2380.
[2]	欧阳一鸣, 张鹏, 王奇, 安鑫, 梁华国. WiNoC中交叉开关仲裁及路由算法设计[J]. 电子学报, 2021, 49(3): 518-526.
[3]	欧阳一鸣, 贾博远, 李建华, 黄正峰, 梁华国. WiNoC中无线通信拥塞与故障感知的容错路由算法[J]. 电子学报, 2020, 48(4): 662-669.
[4]	刘俊秀, 黄星月, 罗玉玲, 曹弋. 脉冲神经网络硬件互连系统的动态优先级仲裁策略[J]. 电子学报, 2018, 46(8): 1898-1905.
[5]	欧阳一鸣, 李胜, 黄正峰, 梁华国, 安鑫. WiNoC中无线节点和无线链路级拥塞避免的高效路由器设计[J]. 电子学报, 2018, 46(4): 775-782.
[6]	欧阳一鸣, 钱昌, 杜高明, 黄正峰, 李建华, 梁华国. WiNoC中EF-ACK容错无线接口设计[J]. 电子学报, 2018, 46(11): 2561-2570.
[7]	王伟, 周梦玲, 方芳, 郭二辉, 陈田, 刘军, 任福继. 片上网络路由器的测试及其外壳旁路故障的诊断[J]. 电子学报, 2017, 45(3): 638-643.
[8]	黎建华, 吴宁, 胡永良, 张肖强. 一种自适应的混合型无线NoC拓扑结构[J]. 电子学报, 2016, 44(6): 1420-1428.
[9]	欧阳一鸣, 何鑫城, 梁华国, 易茂祥, 杜高明, 安鑫. 针对路径故障与局部拥塞的NoC容错路由算法[J]. 电子学报, 2016, 44(4): 920-925.
[10]	欧阳一鸣, 孙成龙, 陈奇, 梁华国, 易茂祥, 黄正峰, 闫爱斌. 3D NoC关键通信部件容错方法研究综述[J]. 电子学报, 2016, 44(12): 3053-3063.
[11]	王一拙, 左琦, 计卫星, 王小军, 石峰. 访存与用户行为敏感的MPSoC应用映射[J]. 电子学报, 2015, 43(4): 631-638.
[12]	欧阳一鸣, 陈义军, 梁华国, 易茂祥, 李建华. 一种故障通道隔离的低开销容错路由器设计[J]. 电子学报, 2014, 42(11): 2142-2149.
[13]	高建良, 李欣, 王建新. 并发追踪数据流的多缓存选址算法[J]. 电子学报, 2014, 42(11): 2310-2313.
[14]	欧阳一鸣, 张一栋, 梁华国, 黄正峰. 三维片上网络故障及拥塞感知的容错路由器设计[J]. 电子学报, 2013, 41(5): 912-917.
[15]	虞潇, 李丽, 张宇昂, 潘红兵, 王佳文, 韩平. 一种面向功耗免死锁三维全动态3DNoC路由算法[J]. 电子学报, 2013, 41(2): 329-334.

NoC架构下异构IP核的并行测试方法

Concurrent Testing for Heterogeneous-Cores in Network-on-Chips

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics