[1] Donald J,Jha N K.Reversible logic synthesis with Fredkin and Peres gates[J].ACM Journal on Emerging Technologies in Computing Systems (JETC),2008,4(1):2. [2] Maslov D,Dueck G W,Miller D M.Toffoli network synthesis with templates[J].IEEE Transactions on Circuits and Systems,2005,24(6):807-817. [3] Saeedi M,Sedighi M,Zamani M S.Synthesis of reversible circuits using a moving forward strategy[J].IEICE Electronics Express,2008,5(17):638-643. [4] Datta K,Rathi G,Sengupta I,et al.Synthesis of reversible circuits using heuristic search method [A].Proceedings of 2012 25th International Conference on VLSI Design [C].Piscataway,NJ:IEEE,2012.328-333. [5] Wille R,Drechsler R.Effect of BDD optimization on synthesis of reversible and quantum logic [J].Electronic Notes in Theoretical Computer Science,2010,253(6):57-70. [6] 王友仁,黄媛媛,冯冉,等.基于矩阵编码的量子可逆逻辑电路进化设计方法[J].电子学报,2011,39(11):2576-2582. Wang Youren,Huang Yuanyuan,Feng Ran.Evolutionary design technology of quantum reversible logic circuit based on matrix coding[J].Acta Electronica Sinica,2011,39(11):2576-2582.(in Chinese) [7] Kerntopf P.A new heuristic algorithm for reversible logic synthesis[A].Proceedings of the 41st annual Design Automation Conference[C].New York:ACM,2004.834-837. [8] Wille R,Drechsler R.BDD-based synthesis of reversible logic for large functions[A].Proceedings of the 46th Annual Design Automation Conference[C].New York:ACM,2009.270-275. [9] Pang Y,Wang S,He Z,et al.Positive Davio-based synthesis algorithm for reversible logic[A].Proceedings of 2011 IEEE 29th International Conference on Computer Design[C] .Piscataway,NJ:IEEE,2011.212-218. [10] Drechsler R,Becker B.Ordered Kronecker functional decision diagrams——a data structure for representation and manipulation of boolean functions [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998,17(10):965-973. [11] Wille R,Groβe D,Teuber L,et al.RevLib:An online resource for reversible functions and reversible circuits[A].Proceedings of 38th International Symposium on Multiple Valued[C].Piscataway,NJ:IEEE,2008.220-225. |