[1] Avanindra Madisetti,Alan Y Kwentus,Alan N Willson.A 100-MHz,16-b,drectdigital frequency synthesizer with a 100-dBc spurious-free dynamic range[J].IEEE Journal of Solid-State Circuits,1999,34(8):1034-1043.
[2] Chang Yongkang,Earl E Swartzlander.An analysis of the CORDIC algorithm for direct digital frequency synthesis[A].Proceedings of the IEEE International Conference on Application-Specific Systems,Architectures and Processors[C].NY,USA:IEEE,2002.112-119.
[3] TerenceK Rodrigues,Earl E Swartzlander.Adaptive CORDIC:using parallel angle recoding to accelerate rotations[J].IEEE Computer Society,2010,59(4):522-531.
[4] 张晓彤,辛茹,王沁,李涵.基于改进混合式CORDIC算法的直接数字频率合成器设计[J].电子学报,2008,36(6):1144-1148. ZHANG Xiao-tong,XINRu,WANG Qin,LI Han.Design of direct digital frequency synthesizer based on improved hybrid CORDIC algorithm[J].Acta Electronica Sinica,2008,36(6):1144-1148.(in Chinese)
[5] Shen-Fu Hsiao,Yu-Hen Hu,Tso-Bing Juang.A memory-efficient and high-speed sine/cosine generator based on parallel CORDIC rotations[J].IEEE Signal Processing Letters 2004,11(2):152-155.
[6] Tso-Pin Chuang,Chao-Chuan Huang,Shen-Fu Hsiao.Design of a CORDIC-based SIN/COS intellectual property (IP) using predictable sign bits[A].Proceedings of the 27th European Solid-State Circuits Conference[C].Villach,Austria,2001.277-280.
[7] B Lakshmi,A S Dhar.FPGA implementation of a high speed VLSI architecture for CORDIC[A].Proceedings of IEEE Region 10 Conference TENCON[C].USA:IEEE,2009.1-5.
[8] Tso-Bing Juang.Low latencyangle recoding methods for the higher bit-width parallel CORDIC rotator implementations[J].IEEE Circuits and Systems Society,2008,55(11):1139-1143.
[9] Tso-Bing Juang,Shen-Fu Hsiao,Ming-Yu Tsai.Para-CORDIC:parallel CORDIC rotation algorithm[J].IEEE Circuits and Systems Society,2004,51(8):1515-1524.
[10] Hu,Yu Hen.The quantization effects of the CORDIC algorithm[J].IEEE Signal Processing Society,1992,40(4):834-844.
[11] Chip-Hong Chang,Jiangmin Gu,Mingyan Zhang.Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits[J].IEEE Transactions on Circuits and Systems,2004,51(10):1985-1997.
[12] Karuna Prasad,Keshab K Parhi.Low-power 4-2 and 5-2 compressors[A].Conference Record of the Thirty-Fifth Asilomar Conference on Signals,Systems and Computers[C].USA:IEEE,2001,1:129-133.
[13] Alvaro Vàzquez,Elisardo Antelo.Multi-operand decimal addition by efficient reuse of a binary carry-save adder tree[A].Conference Record of the Forty Fourth Asilomar Conference on Signals,Systems and Computers (ASILOMAR)[C].USA:IEEE,2010.1685-1689.
[14] Junhyung Um,Taewhan Kim.An optimal allocation of carry-save-adders in arithmetic circuits[J].IEEE Transactions on Computers,2001,50(3):215-232.
[15] Anita Sharma,Dr R DDaruwala.Digital frequency (sinusoidal) synthesizer using CORDIC algorithm[A].Proceedings of IEEE 3rd International Conference on Communication Software and Networks (ICCSN)[C].USA:IEEE,2011.521-524. |