[1] J L Hennessy,DA Patterson.Computer Architecture:A Quantitative Approach[M].4
th ed.Beijing:Publishing House of Electronics Industry,2007.198-214. [2] David H.Albonesi.Selective cache way:on-demand cache resource allocation[A].Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture [C].Haifa:IEEE Computer Society,1999.248-259. [3] 张宇弘,王界兵,等.标志预访问和组选择历史相结合的低功耗指令cache[J].电子学报,2004,32(8):1286-1289. Zhang Yu-hong,Wang Jie-bing,et al.Pre-visiting tag and keeping way history to reduce power in instruction cache[J].Acta Electronica Sinica,2004,32(8):1286-1289.(in Chinese) [4] Alexander V.Veidenbaum,Weiyu Tang,et al.Adaptingcache line size to application behavior[A].Proceedings of the 13th international conference on Supercomputing[C].Rhodes:ACM,1999.145-154. [5] 贾宝锋,高德远,等.低功耗动态可配置Cache设计[J].计算机测量与控制,2008,16(7):1017-1020. Jia Baofeng,Gao Deyuan,et al.Design of low power dynamically configurable cache[J].Computer Measurement & Control,2008,16(7):1017-1020.(in Chinese) [6] 张毅,汪东升.一种嵌入式处理器的动态可重构cache设计[J].计算机工程与应用,2004,40(8):94-97. [LL]Zhang Yi,Wang Dongsheng.A dynamic configurable cache design ofembedded processor[J].Computer Engineering and Applications,2004,40(8):94-97.(in Chinese) [7] Chuanjun Zhang,Vahid,F,et al.A self-tuning cache architecture for embedded systems[J].ACM Transactions on Embedded Computing Systems,2004,3(2):407-425. [8] Austin T,Larson E,et al.Simplescalar:an infrastructure system modeling[J].IEEE Computer,2002,35(2):59-67. [9] 周宏伟,张民选.指令cache体系结构级功耗控制策略研究[J],电子学报,2008,36(11):2107-2112. Zhou Hong-wei,Zhang Min-xuan.The research on power controlling policies for instruction cache with architecture leveI methods[J].Acta Electronica Sinica,2008,36(11):2107-2112.(in Chinese) [10] HP Labs.CACTI:an integrated cache and memory access time,cycle time,area,leakage,and dynamic power model[DB/OL].http://www.hpl.hp.com/research/cacti/,2009. [11] Yi-Ying Tsai,Chungho Chen.Energy-efficient trace Reuse cache for embedded processors[J].IEEE Transactions on Very Large Scale Integration (VLSI) System,2011,19(9):1681-1694. [12] Jiri Gaisler.A portable and fault-tolerant microprocessor based on the SPARC V8 architecture [A].Proceedings of the 2002 International Conference on Dependable Systems and Networks[C].Washington,DC:IEEE Computer Society,2002:409-415. |