| [1] J F Ziegler,H W Curtis,H P Muhlfeld,et al.IBM experiments in soft fails in computer electronics(1978-1994)[J].IBM Journal of Research and Development,1996,40(1):3-18.
[2] Han J,Taylor E,Gao J,et al.Reliability modeling of nanoelectronic circuits[A].Proceedings of 5th IEEE Conference on Nanotechnology[C].Nagoya,Japan:IEEE Computer Society,2005.104-107.
[3] Taylor E,Han J,Fortes J.Towards accurate and efficient reliability modeling of nanoelectronic circuits[A].Proceedings of 6th IEEE Conference on Nanotechnology[C].Cincinnati,OH,USA:IEEE Computer Society,2006.395-398.
[4] J Han,H Chen,E Boykin.Reliability evaluation of logic circuits using probabilistic gate models[J].Microelectronics Reliability,2011,51(2):468-476.
[5] 蔡烁,邝继顺,刘铁桥，等.一种高效的门级电路可靠度估算方法[J].电子与信息学报,2013,35(5):1262-1266. S Cai,J S Kuang,T Q Liu.An efficient reliability estimation method for gate-level circuit[J].Journal of Electronics & Information Technology,2013,35(5):1262-1266.(in Chinese)
[6] Krishnaswamy S,Viamontes G F,Markov I L,et al.Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A].Proceedings of Design,Automation & Test in Europe Conference & Exhibition,Munich[C].New York:ACM Society,2005.282-287.
[7] 王真,江建慧.基于概率转移矩阵的串行电路可靠度计算方法[J].电子学报,2009,37(2):241-247. Z Wang,J H Jiang.A serial method of circuit reliability calculation based on probabilistic transfer matrix[J].Acta Electronica Sinica,2009,37(2):241-247.(in Chinese)
[8] 王真,江建慧，等.基于概率转移矩阵的电路可靠性并行计算方法[J].小型微型计算机系统,2008,29(2):357-360. Z Wang,J H Jiang.Parallel processing of the probabilistic transfer matrix based circuits reliability calculation[J].Journal of Chinese Computer Systems,2008,29(2):357-360.(in Chinese)
[9] T Rejimon,K Lingasubramanian,S Bhanja.Probabilistic error modeling for nano-domain logic circuits[J].IEEE Transactions on Very Large Scale Integration Systems,2009,17(1):55-65.
[10] Abdollahi A.Probabilistic decision diagrams for exact probabilistic analysis[A].Proceedings of IEEE/ACM International Conference on Computer-Aided Design[C].San Jose,CA,USA:IEEE Computer Society,2007.266-272.
[11] Sivaswamy S,Bazargan K,Riedel M.Estimation and optimization of reliability of noisy digital circuits[A].International Symposium on Quality Electronic Design[C].San Jose,CA,USA:IEEE Computer Society,2009.213-219.
[12] Singh N S S,Hamid N H,Asirvadam V S.Accurate modeling method to evaluate reliability of nanoscale circuits[A].IEEE International Conference on Electron Devices and Solid State Circuit[C].Bangkok,Thailand:IEEE Computer Society,2012.1-4.
[13] M R Choudhury,K Mohanram.Reliability analysis of logic circuits[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2009,28(3):392-405.
[14] S J S Mahdavi,K Mohammadi.SCRAP:Sequential circuits reliability analysis program[J].Microelectronics Reliability,2009,49(7):924-933.
[15] Maheshwari A,Koren I,Burleson W.Techniques for transient fault sensitivity analysis and reduction in VLSI circuits[A].Proceedings of 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems[C].Boston,MA,USA:IEEE Computer Society,2003.597-604. |
