[1] 管茂林, 等.流体系结构指令存储器优化设计研究[J].电子学报, 2012, 40(7):1379-1385. GUAN Mao-lin, et al.Optimized design research of instruction memory for stream architecture[J].Acta Electronica Sinica, 2012, 40(7):1379-1385.(in Chinese)[2] G E Suh, D Clarke, B Gassend, M van Dijk, S Devadas.AEGIS:Architecture for tamper-evident and tamper resistant processing[A].The 17th Annual International Conference on Supercomputing[C].New York, USA:ACM Press, 2003.160-171.[3] Chenghuai Lu, et al.M-Tree.A high efficiency security architecture for protecting integrity and privacy of software[J].Journal of Parallel and Distributed Computing, 2006, 66(9):1116-1128.[4] Hall, W E, Jutla, C S.Parallelizable authentication trees[A].Lecture Notes in Computer Science[C].Kingston, Canada:Springer Berlin Heidelberg Press, 2006.95-109.[5] Reouven Elbaz, et al.TEC-Tree.A low cost and parallelizable tree for efficient defense against memory replay attacks[A].Lecture Notes in Computer Science[C].Vienna, Austria:Springer Berlin Heidelberg Press, 2007.289-302.[6] 王超, 等.异质存储系统中的高速缓存机制研究[J].电子学报, 2011, 39(6):1267-1271. WANG Chao, et al.A study on cache mechanism in heterogeneous memory system[J].Acta Electronica Sinica, 2011, 39(6):1267-1271.[7] Todd Austin, Eric Larson, Dan Ernst.SimpleScalar:An infrastructure for computer system modeling[J].Computer, 2002, 35(2):59-67.[8] Hussein Al-Zoubi, et al.Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite[A].The 42nd ACM Southeast Regional Conference[C].New York, USA:ACM Press, 2004.267-272.[9] 祝永志, 等.基于SMP 机群的层次化并行编程技术的研究[J].电子学报, 2012, 40(11):2207-2210. ZHU Yong-zhi, et al.Research of parallel programming techniques of hierarchical model based on SMP clusters[J].Acta Electronica Sinica, 2012, 40(11):2207-2210.[10] Brian Rogers, et al.Single-level integrity and confidentiality protection for distributed shared memory multiprocessors[A].International Symposium on Computer Architecture[C].Salt Lake City, UT:IEEE Computer Society, 2008.161-172. |