[1] J Hu,R Marculescu.Energy and performance-aware mapping for regular NoC architectures[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2005,24(4):551-562.
[2] P K Sahu,S Chattopadhyay.A survey on application mapping strategies for Network-on-Chip design[J].Journal of System Architecture,2013,59(1):60-76.
[3] T Lei,S Kumar.A two-step genetic algorithm for mapping task graphs to a network on chip architecture[A].Proc of Euromicro Symp on Digital System Design[C].Washington:IEEE Computer Society,2003.180-187.
[4] 易伟,王佳文,潘红兵,等.基于蚁群混沌遗传算法的片上网络映射[J].电子学报,2011,39(8):1833-1836. Yi Wei,Wang Jiawen,Pan Hongbing,et al.Ant colony chaos genetic algorithm for mapping task graphs to a network on chip[J] Acta Electronica Sinica,2011,39(8):1833-1836.(in Chinese)
[5] E Carvalho,N Calazans,F Moraes.Dynamic task mapping for MPSoCs[J].IEEE Design and Test of Computers,2010,27(5):26-35.
[6] H Orsila,T Kangas,E Salminen,et al.Automated memory-aware application distribution for multi-processor system-on-chips[J].Journal of Systems Architecture,2007,53 (11):795-815.
[7] S Lee,Y Yoon,S Hwang.Communication-aware task assignment algorithm for MPSoC using shared memory[J].Journal of Systems Architecture,2010,56(7):233-241.
[8] C Chou,R Marculescu.User-aware dynamic task allocation in networks-on-chip[A].Proc of the Design,Automation and Test in Europe[C].New York:ACM,2008.1232-1237.
[9] C Chou,R Marculescu.Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2010,29(1):78-91.
[10] J Lee,K Choi.Memory-aware mapping and scheduling of tasks and communications on many-core SoC[A].Proc of the 17th Asia and South Pacific Design Automation Conf[C].Piscataway,NJ:IEEE,2012.419-424.
[11] 王一拙,左琦,计卫星,等.访存敏感的增量式MPSoC应用映射[J].计算机研究与发展,2015,52(1):1-9. Wang Yizhuo,Zuo Qi,Ji Weixing,et al.Memory-Aware Incremental Mapping of Applications to MPSoCs[J].Journal of Computer Research and Development,2015,52(1):1-9.(in Chinese)
[12] R P Dick,D L Rhodes,W Wolf.TGFF:Task graphs for free[A].Proc of the 6th Int Workshop on Hardware/Software Codesign[C].Washington,DC:IEEE Computer Society,1998.97-101.
[13] F Fazzino,M Palesi,D Patti.Noxim:Network-on-chip simulator[OL].http://noxim.sourceforge.net,2010-10-16.
[14] A B Kahng,B Li,L S Peh,et al.Orion 2.0:A fast and accurate noc power and area model for early-stage design space exploration[A].Proc of the Conf on Design,Automation and Test in Europe[C].Belgium:European Design and Automation Association,2009.423-428.
[15] M R Guthaus,J S Ringenberg,et a1.Mibench:A free commercially representative embedded benchmark suite[A].Proc of the 4th IEEE Int'l Workshop on Workload Characterization[C].Piscataway,NJ:IEEE,2001.3-14. |