[1] YUAN H,MEI J,SONG H,et al.Test data compression for system-on-a-chip using count compatible pattern run-length coding[J].Journal of Electronic Testing:Theory and Applications,2014,30(2):237-242.
[2] HAN Y,HU Y,LI X,et al.Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit[J].IEEE Transactions on Very Large Scale Integration Systems,2007,15(5):531-540.
[3] CHANDRA A,CHAKRABARTY K.System-on-a-chip test-data compression and decompression architectures based on Golomb codes[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(3):355-368.
[4] CHANDRA A,CHAKRABARTY K.Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression[A].Proceedings of the 19th IEEE VLSI Test Symposium[C].Piscataway:IEEE Press,2001.42-47.
[5] EL-MALEH A H.Test data compression for system-on-a-chip using extended frequency-directed run-length code[J].IET Computer and Digital Techniques,2008,2(3):155-163.
[6] ZHAN W,EL-MALEH A.A new collaborative scheme of test vector compression based on equal-run-length coding (erlc)[A].Proceedings of the 13th International Conference on Computer Supported Cooperative Work in Design[C].Piscataway:IEEE Press,2009.21-25.
[7] TSENG W D,LEE L J.Test data compression using multi-dimensional pattern run-length codes[J].Journal of Electronic Testing:Theory and Applications,2010,26(3):393-400.
[8] 梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. LIANG Hua-guo,JIANG Cui-yun.Efficient test data compression and decompression based on alternation and run length codes[J].Chinese Journal of Computers,2004,27(4):548-554.(in Chinese)
[9] 詹文法,梁华国,时峰,等.一种混合定变长虚拟块游程编码的测试数据压缩方案[J].电子学报,2009,37(8):1837-1841. ZHAN Wen-fa,LIANG Hua-guo,SHI Feng,et al.A test data compression scheme based on mixed fixed and variable run-length coding in virtual block[J].Acta Electronica Sinica,2009,37(8):1837-1841.(in Chinese)
[10] JAS A,GHOSH-DASTIDAR J,NG M E,et al.An efficient test vector compression scheme using selective Huffman coding[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2003,22(6):797-806.
[11] GONCIARI P T,AL-HASHIMI B M,NICOLICI N.Variable-length input Huffman coding for system-on-a-chip test[J].IEEE Transitions on Computer-aided Design of Integrated Circuits and Systems,2003,22(6):783-796.
[12] TEHRANIPOOR M,NOURANI M,CHAKRABARTY K.Nine-coded compression technique for testing embedded cores in SoCs[J].IEEE Transactions on Very Large Scale Integration Systems,2005,13(6):719-731.
[13] EL-MALEH A H.Efficient test compression technique based on block merging[J].IET Computers and Digital Techniques,2008,2(5):327-335.
[14] SIVANANTHAM S,PADMAVATHY M,GOPAKUMAR G,et al.Enhancement of test data compression with multistage encoding[J].Integration,the VLSI Journal,2014,47(4):499-509.
[15] BHAVSAR K A,MEHTA U S.Analysis of don't care bit filling techniques for optimization of compression and scan power[J].International Journal of Computer Applications,2011,18(3):887-975.
[16] CHEN C A,GUPTA S K.Efficient BIST TPG design and test set compaction via input reduction[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998,17(8):692-705.
[17] BUTLER K M,SAXENA J,FRYARS T,et al.Minimizing power consumption in scan testing:pattern generation and DFT techniques[A].Proceedings of International Test Conference[C].Piscataway:IEEE Press,2004.355-364.
[18] HAMZAOGLU I,PATEL J H.Test set compaction algorithms for combinational circuits[A].Proceedings of IEEE/ACM International Conference on Computer-Aided Design[C].Piscataway:IEEE Press,1998.283-289.
[19] WEN X,MIYASE K,SUZUKI T,et al.A highly-guided X-filling method for effective low-capture-power scan test generation[A].Proceedings of the 24th International Conference on Computer Design[C].Piscataway:IEEE Press,2006.251-258. |