一种低功耗双重测试数据压缩方案

doi:10.3969/j.issn.0372-2112.2017.06.015

电子学报 ›› 2017, Vol. 45 ›› Issue (6): 1382-1388.DOI: 10.3969/j.issn.0372-2112.2017.06.015

一种低功耗双重测试数据压缩方案

陈田^1,2, 易鑫^1,2, 王伟^1,2, 刘军^1,2, 梁华国^1,3, 任福继^2,4

1. 合肥工业大学计算机与信息学院, 安徽合肥 230009;
2. 合肥工业大学情感计算与先进智能机器安徽省重点实验室, 安徽合肥 230009;
3. 合肥工业大学电子科学与应用物理学院, 安徽合肥 230009;
4. 德岛大学, 日本德岛770-8506

收稿日期:2015-11-05 修回日期:2016-03-07 出版日期:2017-06-25
- 通讯作者:
- 陈田
- 作者简介:
- 易鑫男,1991年生于贵州遵义.现为合肥工业大学计算机与信息学院硕士研究生.主要研究方向为VLSI/SoC低功耗测试和可测性设计.E-mail:yixin@mail.hfut.edu.cn;王伟男,1979年生于安徽合肥.现为合肥工业大学计算机与信息学院副教授、硕士生导师.主要研究方向为VLSI/SoC低功耗测试和可测性设计.E-mail:wangwei_hfut@hfut.edu.cn
- 基金资助:
- 国家自然科学基金 (No.61204046，No.61474035，No.61306049）; 国家自然科学基金重点项目 (No.61432004）; 高等学校博士学科点专项科研新教师基金 (No.2013JYXJ0650）

Low Power Multistage Test Data Compression Scheme

CHEN Tian^1,2, YI Xin^1,2, WANG Wei^1,2, LIU Jun^1,2, LIANG Hua-guo^1,3, REN Fu-ji^2,4

1. School of Computer and Information, Hefei University of Technology, Hefei, Anhui 230009, China;
2. Anhui Province Key Laboratory of Affective Computing and Advanced Intelligent Machine, Hefei University of Technology, Hefei, Anhui 230009, China;
3. School of Electronic Science & Applied Physics, Hefei University of Technology, Hefei, Anhui 230009, China;
4. The University of Tokushima, Tokushima 770-8506, Japan

Received:2015-11-05 Revised:2016-03-07 Online:2017-06-25 Published:2017-06-25
- Supported by:
- National Natural Science Foundation of China (No.61204046, No.61474035, No.61306049); Key Program of National Natural Science Foundation of China (No.61432004); New Teacher Fund of Special Research Fund for Doctoral Programs of Higher Education (No.2013JYXJ0650)

摘要/Abstract

摘要：

随着集成电路制造工艺的发展，VLSI（Very Large Scale Integrated）电路测试面临着测试数据量大和测试功耗过高的问题.对此，本文提出一种基于多级压缩的低功耗测试数据压缩方案.该方案先利用输入精简技术对原测试集进行预处理，以减少测试集中的确定位数量，之后再进行第一级压缩，即对测试向量按多扫描划分为子向量并进行相容压缩，压缩后的测试向量可用更短的码字表示；接着再对测试数据进行低功耗填充，先进行捕获功耗填充，使其达到安全阈值以内，然后再对剩余的无关位进行移位功耗填充；最后对填充后的测试数据进行第二级压缩，即改进游程编码压缩.对ISCAS89基准电路的实验结果表明，本文方案能取得比golomb码、FDR码、EFDR码、9C码、BM码等更高的压缩率，同时还能协同优化测试时的捕获功耗和移位功耗.

关键词: 测试向量相容, 低功耗测试, 测试数据压缩, 双重压缩

Abstract:

With the development of the integrated circuit(IC) manufacturing technology,very large scale integrated(VLSI) circuits test is faced with the problems of over large test data volume and high test power consumption.This paper presents a low-power multistage test data compression scheme to address these two problems.Firstly,the proposed scheme preprocesses the original test set with the input reduction technology so as to reduce the volume of specified bits;secondly,the scheme compresses test patterns shifted in multi-scan chains according to their compatibilities and uses shorter code to demonstrate compatible test patterns,namely the first stage of compression;thirdly,the low power X-filling is conducted:X-filling for capture power reduction is first conducted for the unspecified bits to keep the capture power under the given threshold and then the remaining unspecified bits are filled for shift power reduction;finally,the proposed scheme further compresses test patterns using modified run-length coding.Experimental results for ISCAS89 benchmark circuits demonstrate that,compared with golomb,FDR,EFDR,9C,BM code,etc.,the proposed scheme achieves better compression rate while reducing both the capture power and the shift power.

Key words: test vector compatible, low power test, test data compression, multistage compression

中图分类号:

TP391.76

陈田, 易鑫, 王伟, 等. 一种低功耗双重测试数据压缩方案[J]. 电子学报, 2017, 45(6): 1382-1388.

CHEN Tian, YI Xin, WANG Wei, et al. Low Power Multistage Test Data Compression Scheme[J]. Acta Electronica Sinica, 2017, 45(6): 1382-1388.

参考文献

[1] YUAN H,MEI J,SONG H,et al.Test data compression for system-on-a-chip using count compatible pattern run-length coding[J].Journal of Electronic Testing:Theory and Applications,2014,30(2):237-242.
[2] HAN Y,HU Y,LI X,et al.Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit[J].IEEE Transactions on Very Large Scale Integration Systems,2007,15(5):531-540.
[3] CHANDRA A,CHAKRABARTY K.System-on-a-chip test-data compression and decompression architectures based on Golomb codes[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(3):355-368.
[4] CHANDRA A,CHAKRABARTY K.Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression[A].Proceedings of the 19th IEEE VLSI Test Symposium[C].Piscataway:IEEE Press,2001.42-47.
[5] EL-MALEH A H.Test data compression for system-on-a-chip using extended frequency-directed run-length code[J].IET Computer and Digital Techniques,2008,2(3):155-163.
[6] ZHAN W,EL-MALEH A.A new collaborative scheme of test vector compression based on equal-run-length coding (erlc)[A].Proceedings of the 13th International Conference on Computer Supported Cooperative Work in Design[C].Piscataway:IEEE Press,2009.21-25.
[7] TSENG W D,LEE L J.Test data compression using multi-dimensional pattern run-length codes[J].Journal of Electronic Testing:Theory and Applications,2010,26(3):393-400.
[8] 梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. LIANG Hua-guo,JIANG Cui-yun.Efficient test data compression and decompression based on alternation and run length codes[J].Chinese Journal of Computers,2004,27(4):548-554.(in Chinese)
[9] 詹文法,梁华国,时峰,等.一种混合定变长虚拟块游程编码的测试数据压缩方案[J].电子学报,2009,37(8):1837-1841. ZHAN Wen-fa,LIANG Hua-guo,SHI Feng,et al.A test data compression scheme based on mixed fixed and variable run-length coding in virtual block[J].Acta Electronica Sinica,2009,37(8):1837-1841.(in Chinese)
[10] JAS A,GHOSH-DASTIDAR J,NG M E,et al.An efficient test vector compression scheme using selective Huffman coding[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2003,22(6):797-806.
[11] GONCIARI P T,AL-HASHIMI B M,NICOLICI N.Variable-length input Huffman coding for system-on-a-chip test[J].IEEE Transitions on Computer-aided Design of Integrated Circuits and Systems,2003,22(6):783-796.
[12] TEHRANIPOOR M,NOURANI M,CHAKRABARTY K.Nine-coded compression technique for testing embedded cores in SoCs[J].IEEE Transactions on Very Large Scale Integration Systems,2005,13(6):719-731.
[13] EL-MALEH A H.Efficient test compression technique based on block merging[J].IET Computers and Digital Techniques,2008,2(5):327-335.
[14] SIVANANTHAM S,PADMAVATHY M,GOPAKUMAR G,et al.Enhancement of test data compression with multistage encoding[J].Integration,the VLSI Journal,2014,47(4):499-509.
[15] BHAVSAR K A,MEHTA U S.Analysis of don't care bit filling techniques for optimization of compression and scan power[J].International Journal of Computer Applications,2011,18(3):887-975.
[16] CHEN C A,GUPTA S K.Efficient BIST TPG design and test set compaction via input reduction[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998,17(8):692-705.
[17] BUTLER K M,SAXENA J,FRYARS T,et al.Minimizing power consumption in scan testing:pattern generation and DFT techniques[A].Proceedings of International Test Conference[C].Piscataway:IEEE Press,2004.355-364.
[18] HAMZAOGLU I,PATEL J H.Test set compaction algorithms for combinational circuits[A].Proceedings of IEEE/ACM International Conference on Computer-Aided Design[C].Piscataway:IEEE Press,1998.283-289.
[19] WEN X,MIYASE K,SUZUKI T,et al.A highly-guided X-filling method for effective low-capture-power scan test generation[A].Proceedings of the 24th International Conference on Computer Design[C].Piscataway:IEEE Press,2006.251-258.

一种低功耗双重测试数据压缩方案

Low Power Multistage Test Data Compression Scheme

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 5

编辑推荐

Metrics

[1]	梁华国;李鑫;陈田;王伟;易茂祥. 并行折叠计数器的BIST方案[J]. 电子学报, 2012, 40(5): 1030-1033.
[2]	刘军;;吴玺;韩银和;李晓维;. 基于可重构MUXs网络的低功耗测试数据压缩方法[J]. 电子学报, 2011, 39(5): 1190-1193.
[3]	詹文法;梁华国;时峰;黄正峰. 一种混合定变长虚拟块游程编码的测试数据压缩方案[J]. 电子学报, 2009, 37(8): 1837-1841.
[4]	方昊;姚博;宋晓笛;程旭. 双游程编码的无关位填充算法[J]. 电子学报, 2009, 37(1): 1-6.
[5]	方建平, 郝跃, 刘红侠, 李康. 应用混合游程编码的SOC测试数据压缩方法[J]. 电子学报, 2005, 33(11): 1973-1977.