
一种应用于TDC的低抖动延迟锁相环电路设计
Design of a Low Jitter Delay Locked Loop for TDC
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |