[1] 胡瑜,韩银和,李晓维.SoC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. Hu Yu,Han Yin-he,Li Xiao-wei.Design-for-testability and test technologies for system-on-a-chip [J].Journal of Computer Research and Development,2005,42(1):153-162.(in Chinese)
[2] 裴颂伟,李兆麟,李圣龙,魏少军.基于V93000的SoC中端口非测试复用的ADC和DAC IP核性能测试方案 [J].电子学报,2013,41(7):1358-1364. Pei Song-wei,Li Zhao-lin,Li Sheng-long,Wei Shao-jun.Performance parameter testing for ADC and DAC IP cores without I/O multiplexing in SoC using Verigy 93000 [J].Acta Electronica Sinica,2013,41(7):1358-1364.(in Chinese)
[3] Trawka M,Mrugalski G,Mukherjee N.High-speed serial embedded deterministic test for system-on-chip designs [A].Proceedings of the 23rd IEEE Asian Test Symposium [C].Hangzhou,China,Piscataway,NJ:IEEE,2014:74-80.
[4] Vartziotis F,Kavousianos X,Chakrabarty K,et al.Time-division multiplexing for testing DVFS-based SoCs [J].IEEE Transactions on Computers-Aided Design of Integrated Circuits and Systems,2015,34(4):668-681.
[5] Shanmugasundaram P,Agrawal V D.Dynamic scan clock control for test time reduction maintaining peak power limit [A].Proceedings of the 30th VLSI Test Symposium [C].Maui,Hawaii,USA,Piscataway,NJ:IEEE,2012.248-253.
[6] 邓立宝,乔立岩,俞洋,彭喜元.一种改进的层次化SOCs并行测试封装扫描单元[J].电子学报,2012,40(5):949-954. Deng Li-bao,Qiao Li-yan,Yu Yang,Peng Xi-yuan.A modified parallel wrapper cell for hierarchical SoCs test [J].Acta Electronica Sinica,2012,40(5):949-954.(in Chinese)
[7] Venkataramani P,Agrawal V D.ATE test time reduction using asynchronous clock period [A].Proceedings of the 2013 IEEE International Test Conference [C].Anaheim,CA,USA,Piscataway,NJ:IEEE,2013.1-10.
[8] Chakrabarty K.Test scheduling for core-based systems using mixed integer linear programming [J].IEEE Transactions on Computers-Aided Design of Integrated Circuits and Systems,2002,19(10):1163-1174.
[9] 孙吉贵,刘杰,赵连宇.聚类算法研究 [J].软件学报,2008,19(1):48-61. Sun Ji-gui,Liu Jie,Zhao Lian-yu.Clustering algorithm research [J].Journal of Software,2008,19(1):48-61.(in Chinese)
[10] Marinissen E,Iyengar E,Chakrabarty K.A set of benchmarks for modular testing of SoCs [A].Proceedings of the 2002 IEEE International Test Conference [C].Baltimore,MD,USA,Piscataway,NJ:IEEE,2002.521-528.
[11] Millican S K,Saluja K K.Formulating optimal test scheduling problem with dynamic voltage and frequency scaling [A].Proceedings of the 22nd Asian Test Symposium[C].Yilan County,Taiwan:IEEE,2013.165-170.
[12] Chou R M,Saluja K K,Agrawal D D.Scheduling tests for VLSI systems under power constraints [J].IEEE Transactions on Very Large Scale Integration Systems,1997,5(2):175-185.
[13] Bild D R,Misra S.Temperature-aware test scheduling for multiprocessor systems-on-chip [A].Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design [C].San Jose,California,USA:IEEE,2008.59-66.
[14] Lin F,Hsu CK,Cheng KT.AdaTest:An efficient statistical test framework for test escape screening [A].Proceedings of the 2015 IEEE International Test Conference [C].Anaheim,CA,USA:IEEE,2015.1-8.
[15] Millican S K,Saluja K K.3D-IC benchmarks [OL].http://3dsocbench.ece.wisc.edu/,2013-5-10/2014-06-27.
[16] Löfberg J.YALMIP:A toolbox for modeling and optimization in MATLAB [A].Proceedings of the 2004 IEEE CACSD Conference [C]Taipei:IEEE,2004.
[17] Optimization G.Gurobi Optimizer Reference Manual [OL].http://www.gurobi.com,2012-6-10/2014-06-27. |