基于聚类的异步时钟SoC测试

doi:10.3969/j.issn.0372-2112.2017.03.034

电子学报 ›› 2017, Vol. 45 ›› Issue (3): 740-746.DOI: 10.3969/j.issn.0372-2112.2017.03.034

基于聚类的异步时钟SoC测试

凌立¹, 江建慧¹, 张颖¹, 王真²

1. 同济大学软件学院, 上海 201804;
2. 上海电力学院计算机科学与技术学院, 上海 200090

收稿日期:2015-10-28 修回日期:2016-05-19 出版日期:2017-03-25
- 通讯作者:
- 江建慧
- 作者简介:
- 凌立男,1988年出生.现为同济大学博士研究生.主要研究方向为VLSI测试与容错计算.E-mail:072506@tongji.edu.cn;张颖男,1984年出生,现为同济大学副教授.主要研究方向为嵌入式系统设计、处理器的程序自测试.E-mail:yingzhang@tongji.edu.cn;王真女,1984年出生,博士、高级工程师.现为上海电力学院讲师.主要研究方向为容错计算及计算机系统性能评估.E-mail:wangzhenqq@hotmail.com
- 基金资助:
- 国家自然科学基金 (No.61432017）

Clustering-Based Asynchronous Clock Periods SoC Testing

LING Li¹, JIANG Jian-hui¹, ZHANG Ying¹, WANG Zhen²

1. School of Software Engineering, Tongji University, Shanghai 201804, China;
2. College of Computer Science and Technology, Shanghai University of Electric Power, Shanghai 200030, China

Received:2015-10-28 Revised:2016-05-19 Online:2017-03-25 Published:2017-03-25
- Supported by:
- National Natural Science Foundation of China (No.61432017)

摘要/Abstract

摘要：

为进一步减少片上系统（System-on-Chip，SoC）测试耗时、降低测试成本，本文结合异步时钟测试机制，提出一种基于聚类的测试调度方法.该方法利用了SoC各测试的特征以及异步时钟测试的特点，对测试数据进行预处理.在ITC'02基准SoC集上，将本文方法与未采用异步时钟机制以及基于混合整型线性规划模型求解的方法进行对比.结果表明，本文的方法分别能平均减少测试耗时20.39%和5.53%，提升了调度算法的优化效率.并且在功耗约束较强时，最终调度结果与耗时下界仅相差0.9%.

关键词: SoC测试调度, 异步时钟, 混合整型线性规划模型, 聚类

Abstract:

The clustering-based SoC test scheduling algorithm combined with the asynchronous clock periods testing is proposed to further reduce the SoC(System-on-Chip) test application time (TAT) and test cost.The scheduling algorithm pre-processes the test data by exploiting the characteristics of the tests.After conducting experiments on the ITC'02 SoC benchmark,we find out that the proposed scheduling method based on clustering can reduce TAT by 20.39% and 5.53% on average,when comparing with a synchronous clock testing method and an asynchronous method based on the MILP model,respectively.Besides,when the power constraint is tight,there is only a difference of 0.9% between the scheduling result and the lower bound.

Key words: SoC test scheduling, asynchronous clock, MILP model, clustering

中图分类号:

TP391.7

凌立, 江建慧, 张颖, 等. 基于聚类的异步时钟SoC测试[J]. 电子学报, 2017, 45(3): 740-746.

LING Li, JIANG Jian-hui, ZHANG Ying, et al. Clustering-Based Asynchronous Clock Periods SoC Testing[J]. Acta Electronica Sinica, 2017, 45(3): 740-746.

参考文献

[1] 胡瑜,韩银和,李晓维.SoC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. Hu Yu,Han Yin-he,Li Xiao-wei.Design-for-testability and test technologies for system-on-a-chip [J].Journal of Computer Research and Development,2005,42(1):153-162.(in Chinese)
[2] 裴颂伟,李兆麟,李圣龙,魏少军.基于V93000的SoC中端口非测试复用的ADC和DAC IP核性能测试方案 [J].电子学报,2013,41(7):1358-1364. Pei Song-wei,Li Zhao-lin,Li Sheng-long,Wei Shao-jun.Performance parameter testing for ADC and DAC IP cores without I/O multiplexing in SoC using Verigy 93000 [J].Acta Electronica Sinica,2013,41(7):1358-1364.(in Chinese)
[3] Trawka M,Mrugalski G,Mukherjee N.High-speed serial embedded deterministic test for system-on-chip designs [A].Proceedings of the 23rd IEEE Asian Test Symposium [C].Hangzhou,China,Piscataway,NJ:IEEE,2014:74-80.
[4] Vartziotis F,Kavousianos X,Chakrabarty K,et al.Time-division multiplexing for testing DVFS-based SoCs [J].IEEE Transactions on Computers-Aided Design of Integrated Circuits and Systems,2015,34(4):668-681.
[5] Shanmugasundaram P,Agrawal V D.Dynamic scan clock control for test time reduction maintaining peak power limit [A].Proceedings of the 30th VLSI Test Symposium [C].Maui,Hawaii,USA,Piscataway,NJ:IEEE,2012.248-253.
[6] 邓立宝,乔立岩,俞洋,彭喜元.一种改进的层次化SOCs并行测试封装扫描单元[J].电子学报,2012,40(5):949-954. Deng Li-bao,Qiao Li-yan,Yu Yang,Peng Xi-yuan.A modified parallel wrapper cell for hierarchical SoCs test [J].Acta Electronica Sinica,2012,40(5):949-954.(in Chinese)
[7] Venkataramani P,Agrawal V D.ATE test time reduction using asynchronous clock period [A].Proceedings of the 2013 IEEE International Test Conference [C].Anaheim,CA,USA,Piscataway,NJ:IEEE,2013.1-10.
[8] Chakrabarty K.Test scheduling for core-based systems using mixed integer linear programming [J].IEEE Transactions on Computers-Aided Design of Integrated Circuits and Systems,2002,19(10):1163-1174.
[9] 孙吉贵,刘杰,赵连宇.聚类算法研究 [J].软件学报,2008,19(1):48-61. Sun Ji-gui,Liu Jie,Zhao Lian-yu.Clustering algorithm research [J].Journal of Software,2008,19(1):48-61.(in Chinese)
[10] Marinissen E,Iyengar E,Chakrabarty K.A set of benchmarks for modular testing of SoCs [A].Proceedings of the 2002 IEEE International Test Conference [C].Baltimore,MD,USA,Piscataway,NJ:IEEE,2002.521-528.
[11] Millican S K,Saluja K K.Formulating optimal test scheduling problem with dynamic voltage and frequency scaling [A].Proceedings of the 22nd Asian Test Symposium[C].Yilan County,Taiwan:IEEE,2013.165-170.
[12] Chou R M,Saluja K K,Agrawal D D.Scheduling tests for VLSI systems under power constraints [J].IEEE Transactions on Very Large Scale Integration Systems,1997,5(2):175-185.
[13] Bild D R,Misra S.Temperature-aware test scheduling for multiprocessor systems-on-chip [A].Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design [C].San Jose,California,USA:IEEE,2008.59-66.
[14] Lin F,Hsu CK,Cheng KT.AdaTest:An efficient statistical test framework for test escape screening [A].Proceedings of the 2015 IEEE International Test Conference [C].Anaheim,CA,USA:IEEE,2015.1-8.
[15] Millican S K,Saluja K K.3D-IC benchmarks [OL].http://3dsocbench.ece.wisc.edu/,2013-5-10/2014-06-27.
[16] Löfberg J.YALMIP:A toolbox for modeling and optimization in MATLAB [A].Proceedings of the 2004 IEEE CACSD Conference [C]Taipei:IEEE,2004.
[17] Optimization G.Gurobi Optimizer Reference Manual [OL].http://www.gurobi.com,2012-6-10/2014-06-27.

基于聚类的异步时钟SoC测试

Clustering-Based Asynchronous Clock Periods SoC Testing

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

[1]	张少波, 原刘杰, 毛新军, 朱更明. 基于本地差分隐私的K-modes聚类数据隐私保护方法[J]. 电子学报, 2022, 50(9): 2181-2188.
[2]	钟沛龙, 黎明, 何超, 陈昊. 基于SOM聚类和自适应算子选择的高维多目标进化算法[J]. 电子学报, 2022, 50(8): 1959-1974.
[3]	王波, 王悦, 王伟, 侯嘉尧. 开放环境下自适应聚类优化包络的相机来源取证[J]. 电子学报, 2022, 50(8): 1840-1850.
[4]	李凯, 张可心. 结构α-熵的加权高斯混合模型的子空间聚类[J]. 电子学报, 2022, 50(3): 718-725.
[5]	汪禹宏, 张屹. 基于适应度指导交配限制策略的重组算子与多目标优化研究[J]. 电子学报, 2022, 50(3): 710-717.
[6]	路皓翔, 刘振丙, 张静, 王子民. 结合多尺度循环卷积和多聚类空间的红外图像增强[J]. 电子学报, 2022, 50(2): 415-425.
[7]	赵嘉, 王刚, 吕莉, 樊棠怀. 面向流形数据的测地距离与余弦互逆近邻密度峰值聚类算法[J]. 电子学报, 2022, 50(11): 2730-2737.
[8]	高雷阜, 张梦瑶, 赵世杰. 融合簇边界移动与自适应合成的混合采样算法[J]. 电子学报, 2022, 50(10): 2517-2529.
[9]	江巨浪, 刘国明, 朱柱, 黄忠, 郑江云. 基于快速模糊聚类的动态多直方图均衡化算法[J]. 电子学报, 2022, 50(1): 167-176.
[10]	孟海宁, 冯锴, 朱磊, 张贝贝, 童新宇, 黑新宏. 基于Laplacian图谱的短文本聚类算法[J]. 电子学报, 2021, 49(9): 1716-1723.
[11]	张屹, 陆逸舟, 王帅, 陆曈曈. 基于多源交配选择策略的重组算子与多目标优化研究[J]. 电子学报, 2021, 49(9): 1754-1760.
[12]	李鹏, 闵慧, 罗爱静. 基于动态图的PPI网络构建和复合物挖掘算法研究[J]. 电子学报, 2021, 49(8): 1489-1497.
[13]	姜春茂, 赵书宝. 基于阴影集的多粒度三支聚类集成[J]. 电子学报, 2021, 49(8): 1524-1532.
[14]	廖彬, 黄静莱, 王鑫, 孙瑞娜, 葛晓燕, 国冰磊. SCEA:一种适应高维海量数据的并行聚类集成算法[J]. 电子学报, 2021, 49(6): 1077-1087.
[15]	陈金立, 王亚鹏, 李家强, 龙伟军. 冲击噪声下基于张量分解和K‑means聚类的MIMO雷达阵列诊断[J]. 电子学报, 2021, 49(12): 2315-2322.