一种基于有限脉冲响应滤波器的时钟倍频器设计

曾兆权; 马丁 ·马林森; 张岭; 张宁

doi:10.12263/DZXB.20220932

您当前的位置：

首页 >

文章列表页 >

一种基于有限脉冲响应滤波器的时钟倍频器设计

学术论文 | 更新时间：2025-12-08

- 一种基于有限脉冲响应滤波器的时钟倍频器设计
- A Design of Clock Frequency Multiplication Circuit Based on Finite Impulse Response Filter
- 电子学报 2023年51卷第10期页码：2791-2800
- 作者机构：
  
  1.石河子大学机械电气工程学院,新疆石河子 832000
  2.亿升科技有限公司,韩国水原 16203
  3.硅谷接入有限公司,加拿大基洛纳 V1W 1A4
- 作者简介：
  
  [ "曾兆权男，1990年出生，新疆石河子人.石河子大学机械电气工程学院讲师.主要研究方向为电路系统设计. E-mail: zhaoquan_zeng@shzu.edu.cn" ]
  [ "张岭（通讯作者）男，1986年出生，湖北武汉人.2015年获华中科技大学微电子学与固体电子学专业博士学位.现为石河子大学副教授.主要研究方向为信息功能材料与器件." ]
- 基金信息：
  
  石河子大学国际科技合作推进计划项目(GJHZ202106)
- DOI：10.12263/DZXB.20220932
  中图分类号： TN771;
- 收稿：2022-08-05，
  
  修回：2022-09-28，
  
  纸质出版：2023-10-25
- 稿件说明：
移动端阅览
曾兆权,马丁·马林森 ,张岭等.一种基于有限脉冲响应滤波器的时钟倍频器设计[J].电子学报,2023,51(10):2791-2800.

ZENG Zhao-quan,HSU Yong-sheng,MALLINSON Martin,et al.A Design of Clock Frequency Multiplication Circuit Based on Finite Impulse Response Filter[J].ACTA ELECTRONICA SINICA,2023,51(10):2791-2800.
曾兆权,马丁·马林森 ,张岭等.一种基于有限脉冲响应滤波器的时钟倍频器设计[J].电子学报,2023,51(10):2791-2800. DOI： 10.12263/DZXB.20220932.

ZENG Zhao-quan,HSU Yong-sheng,MALLINSON Martin,et al.A Design of Clock Frequency Multiplication Circuit Based on Finite Impulse Response Filter[J].ACTA ELECTRONICA SINICA,2023,51(10):2791-2800. DOI： 10.12263/DZXB.20220932.

摘要

本文提出了一种基于有限脉冲响应（Finite Impulse Response，FIR）滤波器的时钟倍频与抖动消除电路.相比传统时钟倍频器所采用的锁相环（Phase Locked Loop，PLL）或延迟锁定环（Delay-Locked Loop，DLL）技术，本文所设计的倍频电路通过FIR滤波器原理来产生高精度的时钟相位，并利用新型过零检测电路来产生输出时钟脉冲，在明显降低时钟抖动的同时还实现了倍频器的快速锁定，且在功耗及面积成本上也更为经济.本设计采用SMIC 0.18 µm CMOS工艺实现后，设置输入时钟频率为32 MHz时，在锁定时间小于1.5个时钟周期的情况下实现了5倍频输出，输入时钟抖动也从43.6 ps RMS降低至24.6 ps RMS，由此验证了设计的合理性和实用性.

Abstract

This paper presents a clock multiplication and jitter reduction circuit based on finite impulse response (FIR) filters. Compared with phase-locked loop (PLL) or delay-locked loop (DLL) techniques used in conventional clock multiplier

the proposed clock multiplier generates a high-precision clock phase based on the working principle of FIR filter while reducing the clock frequency jitter. A new zero-crossing detection circuit is also designed to generate output clock pulses. The proposed clock multiplier can achieve fast lock-in time

as well as low power consumption and area cost. This design is implemented in SMIC 0.18 um CMOS process

the input clock frequency is 32 MHz

the output is multiplied by 5 when the lock-in time is less than 1.5 clock cycles

and the input clock jitter is reduced from 43.6 ps RMS to 24.6 ps RMS.

关键词

Keywords

references

FAN Y P , YOUNG I A . Low power clock generator design with CMOS signaling [J]. IEEE Open Journal of the Solid-State Circuits Society , 2021 , 1 : 162 - 170 .

KUNDU S , CHAI L K , CHANDRASHEKAR K , et al . A self-calibrated 2-bit time-period comparator-based synthesized fractional-N MDLL in 22-nm FinFET CMOS [J]. IEEE Journal of Solid-State Circuits , 2021 , 56 ( 1 ): 43 - 54 .

SHIN D , KIM H S , LIU C C , et al . 11 . 5 A 23.9-to-29.4GHz digital LC-PLL with a coupled frequency doubler for wireline applications in 10nm FinFET [C]// 2021 IEEE International Solid- State Circuits Conference (ISSCC) . Piscataway : IEEE , 2021: 188 - 190 .

吴金 , 张有志 , 赵荣琦 , 等 . 一种应用于TDC的低抖动延迟锁相环电路设计 [J]. 电子学报 , 2017 , 45 ( 2 ): 452 - 458 .

WU J , ZHANG Y Z , ZHAO R Q , et al . Design of a low jitter delay locked loop for TDC [J]. Acta Electronica Sinica , 2017 , 45 ( 2 ): 452 - 458 . (in Chinese)

BERTULESSI L , KARMAN S , CHERNIAK D , et al . A 30-GHz digital sub-sampling fractional- N PLL with -238.6-dB jitter-power figure of merit in 65-nm LP CMOS [J]. IEEE Journal of Solid-State Circuits , 2019 , 54 ( 12 ): 3493 - 3502 .

吴金 , 孙亚伟 , 彭杰 , 等 . 一种应用于阵列TDC的低抖动锁相环设计 [J]. 电子学报 , 2020 , 48 ( 9 ): 1703 - 1710 .

WU J , SUN Y W , PENG J , et al . Design of a low jitter phase locked loop for array TDC [J]. Acta Electronica Sinica , 2020 , 48 ( 9 ): 1703 - 1710 . (in Chinese)

SHIN D , KIM H S , LIU C C , et al . A fractional-N digital LC-PLL using coupled frequency doubler with frequency-tracking loop for wireline applications [J]. IEEE Journal of Solid-State Circuits , 2022 , 57 ( 6 ): 1736 - 1748 .

SAEKI T , MITSUISHI M , IWAKI H , et al . A 1.3-cycle lock time, non-PLL/DLL clock multiplier based on direct clock cycle interpolation for "clock on demand" [J]. IEEE Journal of Solid-State Circuits , 2000 , 35 ( 11 ): 1581 - 1590 .

YIN J K , CHAN P K . A low-jitter polyphase-filter-based frequency multiplier with phase error calibration [J]. IEEE Transactions on Circuits and Systems II: Express Briefs , 2008 , 55 ( 7 ): 663 - 667 .

BEN-BASSAT A , GROSS S , LANE A , et al . A fully integrated 27-dBm dual-band all-digital polar transmitter supporting 160 MHz for Wi-Fi 6 applications [J]. IEEE Journal of Solid-State Circuits , 2020 , 55 ( 12 ): 3414 - 3425 .

PALASKAS Y , MADOGLIO P , ANGEL J , et al . A cellular multiband DTC-based digital polar transmitter with -153 dBc/hz noise in 14-nm FinFET [J]. IEEE Solid-State Circuits Letters , 2019 , 2 ( 9 ): 179 - 182 .

GAUTAM R , BANDARUPALLI J D , SAXENA S . A 2 . 5 - 5 GHz injection-locked clock multiplier with embedded phase interpolator in 65nm CMOS [C]// 2020 IEEE International Symposium on Circuits and Systems (ISCAS) . Piscataway : IEEE , 2020: 1 - 5 .

CHEN M S , HAFEZ A A , YANG C K K . A 0.1-1.5 GHz 8-bit inverter-based digital-to-phase converter using harmonic rejection [J]. IEEE Journal of Solid-State Circuits , 2013 , 48 ( 11 ): 2681 - 2692 .

GAUTAM R , SAXENA S . A 1.12-1.91 mW/GHz 2.46-4.92 GHz cascaded clock multiplier in 65 nm CMOS [J]. IEEE Journal of Solid-State Circuits , 2022 , 57 ( 6 ): 1700 - 1711 .

TSIMPOS A , DEMARTINOS A C , VLASSIS S , et al . A low-power frequency multiplier for multi-GHz applications [J]. IEEE Transactions on Emerging Topics in Computing , 2018 , 6 ( 2 ): 200 - 206 .

ELKHOLY A , COOMBS D , NANDWANA R K , et al . A 2.5-5.75-GHz ring-based injection-locked clock multiplier with background-calibrated reference frequency doubler [J]. IEEE Journal of Solid-State Circuits , 2019 , 54 ( 7 ): 2049 - 2058 .

JAKOBSSON A , SERBAN A , GONG S F . A low-noise RC -based phase interpolator in 16-nm CMOS [J]. IEEE Transactions on Circuits and Systems II: Express Briefs , 2019 , 66 ( 1 ): 1 - 5 .

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

一种用于片上时钟系统的单粒子不敏感振荡器

估算高稳时钟抖动的幂率积分下限的研究

一种新型通用全数字时钟匀滑技术