电子学报 ›› 2022, Vol. 50 ›› Issue (7): 1674-1683.DOI: 10.12263/DZXB.20201137

• 学术论文 • 上一篇    下一篇

一种具有自适应优化电源抑制比的低静态电流无片外电容LDO

徐叶1, 张培勇1, 李豪1, 黄开天2   

  1. 1.浙江大学超大规模集成电路研究所,浙江 杭州 310027
    2.南方电网科学研究院有限责任公司信息安全中心,广东 广州 510663
  • 收稿日期:2020-10-14 修回日期:2021-02-19 出版日期:2022-07-25
    • 作者简介:
    • 徐 叶 女,1995年生,浙江江山人.浙江大学信息与电子工程学院硕士研究生.主要研究方向为模拟集成电路.E-mail: yeahz@zju.edu.cn
      张培勇(通讯作者) 男,1977年生,安徽安庆人.浙江大学获博士.主要研究方向为超大规模集成电路设计.E-mail: zhangpy@zju.edu.cn
      李 豪 男,1995年生,浙江嘉兴人.浙江大学信息与电子工程学院博士研究生.主要研究方向为SoC电路设计.E-mail: 11931078@zju.edu.cn
      黄开天 男,1992年生,广西钦州人.清华大学硕士.主要研究方向为电力物联网通信与传感器应用安全、密码芯片应用.E-mail: huangkt@csg.cn
    • 基金资助:
    • 国家重点研发计划 (2018YFB0904900)

A Low-Quiescent-Current Capacitor-less LDO Using an Adaptive PSR Optimization Technique

XU Ye1, ZHANG Pei-yong1, LI Hao1, HUANG Kai-tian2   

  1. 1.The Institute of VLSI Design, Zhejiang University, Hangzhou, Zhejiang 310027, China
    2.Information Security Center, China Southern Power Grid Research Institute Co., Ltd., Guangzhou, Guangdong 510663, China
  • Received:2020-10-14 Revised:2021-02-19 Online:2022-07-25 Published:2022-07-30
    • Supported by:
    • National Key Research and Development Program of China (2018YFB0904900)

摘要:

为改善无片外电容LDO(Capacitor-Less Low-DropOut regulator,CL-LDO)的电源抑制比(Power Supply Rejection,PSR),本文提出一种低静态电流PSR自适应优化方案.采用push-pull放大器,避免复杂的频率补偿电路与片外大电容,缩小了面积.为优化中频段PSR,在功率管栅极注入一个与频率相关的补偿电流.采用低静态电流的补偿电流动态调整方案,减小压差和负载电流变化对PSR优化效果的影响.该LDO基于0.11 μm CMOS工艺,芯片面积为0.026 mm2.测试结果表明,在0.1~80 mA负载电流下,静态电流最大值为55 μA.在8 kHz到1 MHz频率范围内,在不同压差和负载电流下,PSR最大优化值为21~37 dB.

关键词: 无片外电容低压差线性稳压器, 电源抑制比, 可适应电源噪声消除, 低静态电流, 频率补偿

Abstract:

To improve the power supply rejection ratio(PSR) of capacitor-less low dropout regulator(CL-LDO), this paper proposes an adaptive optimization technique for PSR with low quiescent current. Using push-pull amplifier avoids complex frequency compensation circuits and a bulky external capacitor, thereby reducing the area. To optimize the mid-band PSR, a frequency-dependent compensation current is injected into the gate of the pass transistor. Moreover, a low power dynamic adjustment scheme of the compensation current is adopted to alleviate the impacts of the dropout voltage and load current variations on the optimal PSR improvement. This LDO was designed and fabricated in a 0.11 μm CMOS technology with an active area of 0.026 mm2. The experimental results show that the maximum quiescent current is 55 μA with 0.1-80 mA load current. In the frequency range of 8 kHz to 1 MHz, the maximum PSR improvement is 21-37 dB with different dropout voltages and load currents.

Key words: capacitor-less low-dropout regulator, power supply rejection ratio, adaptive supply-ripple cancellation, low quiescent current, frequency compensation

中图分类号: