[1] T Beukema,M Sorna,K Selander.A 6.4Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization[J].IEEE J Solid-State Circuits,2005,40(12):2633-2645.
[2] T O Dickson,J F Bulzacchelli,D J Friedman.A 12Gb/s 11 mW half-rate sampled 5-tap decision feedback equalizer with current integrating summers in 45nm SOI CMOS technology[J].IEEE J Solid-State Circuits,2009,44(4):1298-1305.
[3] Ju Hao,Zhou Yumei,Zhao Jianzhong.A low power CMOS 3.3 Gbps continuous-time adaptive equalizer for serial link[J].Chinese Journal of Semiconductors,2011,32(9):095001.
[4] Srikanth Gondi,Behzad Razavi.Low-power CMOS equalizer design 20Gb/s systems[J].IEEE J Solid-State Circuits,2011,46(6):1321-1336.
[5] Mahyar Kargar,Michael M Green.A 10Gb/s adaptive analog decision feedback equalizer for multimode fiber dispersion compensation in 0.13μ m CMOS[J].ESSCIRC,2010.550-553.
[6] Guangyu Evelina Zhang,Michael M Green.A 10Gb/s BiCMOS adaptive cable equalizer[J].IEEE J Solid-State Circuits,2005,40(11):2132-2139.
[7] John Bulzacchelli,et al.A 28Gb/s 4-Tap FFE/15-Tap DFE serial link transceiver in 32nm SOI CMOS technology[J].ISSCC Dig of Tech Papers,2012.324-325.
[8] Ullas Singh,et al.A 780mW 4×28Gb/s transceiver for 100GbE Gearbox PHY in 40nm CMOS[J].ISSCC Dig of Tech Papers,2014.40-41.
[9] Parag Upadhyaya,et al.A 0.5-to-32.75Gb/s flexible-reach wireline transceiver in 20nm CMOS[J].ISSCC Dig of Tech Papers,2015.56-57. |