[1] Landauer R.Irreversibility and heat generation in the computing process[J].IBM Journal of Research and Development,1961,5(3):183-191.
[2] Bennett,Charles H.Notes on landauer's principle,reversible computation,and maxwell's demon[J].Studies in History & Philosophy of Modern Physics,2002,34(3):501-510.
[3] 管致锦,秦小麟,陶涛,施佺.可逆逻辑门网络的表示与级联[J].电子学报,2010,38(10):2370-2376. Guan Zhi-jin,Qin Xiao-lin,Tao Tao,Shi Quan.Representation and cascade for reversible gate network[J].Acta Electronica Sinica,2010,38(10):2370-2376.(in Chinese)
[4] Naveen K B,Puneeth G,Sandngaraju M N S.Low power Viterbi decoder design based on reversible logic gates[A].International Conference on Electronics and Communication Systems[C].Coimbatore:IEEE,2017.201-205.
[5] Mondal B,Dey K,Chakraborty S.An efficient reversible cryptographic circuit design[A].International Symposium on Vlsi Design and Test[C].Guwahati:IEEE,2016.1-6.
[6] Govindapriya K,Periyasamy M.Nano design of communication partswith QCA using reversible logic[A].International Conference on Advanced Communication Control and Computing Technologies[C].Ramanathapuram:IEEE,2017.819-823.
[7] Bandyopadhyay C,Parekh S,Rahaman H.Improved circuit synthesis approach for exclusive-sum-of-product-based reversible circuits[J].Iet Computers & Digital Techniques,2018,12(4):167-175.
[8] Molahosseini A S,Asadpoor A,Zarandi A A E,et al.Towards efficient modular adders based on reversible circuits[A].International Symposium on Circuits and Systems[C].Florence:IEEE,2018.1-5.
[9] Kole D K,Rahaman H,Das D K,et al.A novel reversible synthesis of array multiplier[A].International Symposium on Devices,Circuits and Systems[C].Howrah:IEEE,2018.1-4.
[10] Wille R,Soeken M,Miller D M,et al.Trading off circuit lines and gate costs in the synthesis of reversible logic[J].Integration the Vlsi Journal,2014,47(2):284-294.
[11] Khan M H A.Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions[J].IEEE Transactions on Very Large Scale Integration System,2014,22(11):2278-2286.
[12] Kulkarni A,Kaushik B K,Zilic Z.Implementation and analysis of spin-torque-based reversible D-latch[A].Canadian Conference on Electrical & Computer Engineering[C].Quebec City:IEEE,2018.1-4.
[13] Goswami M,Narzary A,Raj G,et al.Design of reversible bidirectional logarithmic barrel shifter[A].International Symposium on Embedded Computing and System Design[C].Durgapur:IEEE,2017.1-4.
[14] Ghosh S,Sen B,Das R.Bijective mapping of arbitrary finite state machine[A].International Conference on High Performance Computing and Applications[C].Bhubaneswar:IEEE,2014.1-5.
[15] Gupta S,Pareek V,Jain S C,et al.Realization of sequential reversible circuit from finite state machine[A].International Computer Science and Engineering Conference[C].Khon Kaen:IEEE,2014.458-463.
[16] Vasudevan D P,Goudarzi M,Popovici E M,et al.A reversible MIPS multi-cycle control FSM design[A].Asia Symposium on Quality Electronic Design[C].Kuala Lumpur:IEEE,2009.336-342.
[17] Goudarzi M,Chen J,Vasudevan D P,et al.Reversing deterministic finite state machines[A].Irish Signals and Systems Conference[C].Dublin:IET,2009.1-6.
[18] Sentovich E.M,et al.SIS:A system for sequential circuit synthesis[R].UCB/ERL M92/41 Electronics Research Lab.University of California:Berkeley,CA 94720,1992.
[19] Upadhyay K K,Srivastava S,Arun V et al.Design and performance analysis of MZI based 2×2 reversible XOR logic gate[A].Recent Advances on Engineering,Technology and Computational Sciences[C].Allahabad:IEEE,2018.1-5.
[20] Meuli G,Soeken M,Roetteler M,et al.A best-fit mapping algorithm to facilitate ESOP-decomposition in Clifford+T quantum network synthesis[A].Design Automation Conference[C].Jeju:IEEE,2018.664-669.
[21] 瞿婷,王伦耀,罗文强,夏银水.大函数ISFPRM面积优化方法[J].电子学报,2018,46(05):1101-1106. QU Ting,WANG Lun-yao,LUO Wen-qiang,XIA Yin-shui.A novel method for large ISPFRM function optimization[J].Acta Electronica Sinica,2018,46(05):1101-1106.(in Chinese)
[22] Yang S.Logic synthesis and optimization benchmarks user guide:version 3.0[R].Carolina:Microelectronics Center of North Carolina (MCNC),1991.
[23] Maslov D,Young C,Miller D M,et al.Quantum circuit simplification using templates[A].Design.Automation and Test in Europe Conference and Exposition[C].Munich,Germany:IEEE Computer Society,2005. |