1.8Vpp 250MS/s低谐波失真流水线ADC

doi:10.3969/j.issn.0372-2112.2020.11.021

PDF(1900 KB)

电子学报 ›› 2020, Vol. 48 ›› Issue (11) : 2242-2249. DOI: 10.3969/j.issn.0372-2112.2020.11.021

学术论文

1.8Vpp 250MS/s低谐波失真流水线ADC

吴柯柯, 沈玉鹏, 刘家瑞, 王志宇, 莫炯炯, 郁发新

作者信息 +

A 1.8Vpp 250MS/s Pipelined ADC with Low Harmonic Distortion

WU Ke-ke, SHEN Yu-peng, LIU Jia-rui, WANG Zhi-yu, MO Jiong-jiong, YU Fa-xin

Author information +

文章历史 +

摘要

采用40nm CMOS工艺设计了一款在250MS/s采样率下具有1.8Vpp满摆幅和低谐波失真性能的流水线ADC（Analog-to-Digital Converter）.针对传统源跟随器结构的输入缓冲器在大摆幅下驱动大采样电容时线性度恶化的问题，采用了改进型电流注入技术和漏端电压自举技术.ADC中实现采样和电荷转移功能的开关采用薄栅器件设计，其工作电压由片上LDO（Low Dropout Regulator）提供，在降低开关寄生和电荷注入的同时保障了器件的可靠性.测试结果表明，对于10.1MHz单音输入，该ADC在-1dBFS下的信噪失真比、无杂散动态范围和总谐波失真分别为68.3dB、76.4dBc、-75.1dBc，在-1.57dBFS下的信噪失真比、无杂散动态范围和总谐波失真分别达68.3dB、80.1dBc、-78.6dBc.

Abstract

This paper presents a 250MS/s pipelined ADC with 1.8Vpp full scale and low harmonic distortion implemented in 40nm CMOS. To reduce the large distortion of the conventional source follower when it drives a large sampling capacitor at a large swing, an improved current injection technique and a drain voltage bootstrapping technique were employed. Switches used for sampling and charge transfer in the ADC were implemented with thin-oxide devices to reduce the parasitic capacitance and charge injection. Moreover, on-chip LDOs were applied to provide safe supply voltages for these switches to protect thin-oxide devices from reliability problems. Test results show that with a 10.1MHz input, the ADC achieves the signal-to-noise and distortion (SNDR) of 68.3dB, the spurious free dynamic range (SFDR) of 76.4dBc and the total harmonic distortion (THD) of -75.1dBc at -1dBFS, and it achieves 68.3dB SNDR, 80.1dBc SFDR and -78.6dBc THD at -1.57dBFS.

导出引用

吴柯柯, 沈玉鹏, 刘家瑞, 王志宇, 莫炯炯, 郁发新. 1.8Vpp 250MS/s低谐波失真流水线ADC[J]. 电子学报, 2020, 48(11): 2242-2249. https://doi.org/10.3969/j.issn.0372-2112.2020.11.021

WU Ke-ke, SHEN Yu-peng, LIU Jia-rui, WANG Zhi-yu, MO Jiong-jiong, YU Fa-xin. A 1.8Vpp 250MS/s Pipelined ADC with Low Harmonic Distortion[J]. Acta Electronica Sinica, 2020, 48(11): 2242-2249. https://doi.org/10.3969/j.issn.0372-2112.2020.11.021

中图分类号： TN432

参考文献

[1] NADERI M H,PARK C,PRAKASH S,et al.A 27.7 fJ/conv-step 500 MS/s 12bit pipelined ADC employing a sub-ADC forecasting technique and low-power class AB slew boosted amplifiers[J].IEEE Transactions on Circuits and Systems-I:Regular Papers,2019,66(9):3352-3364.
[2] 陈珍海,魏敬和,于宗光,等.高精度电荷域ADC共模电荷误差前台校准电路[J].西安电子科技大学学报(自然科学版),2018,45(6):137-143,149. CHEN Zhen-hai,WEI Jing-he,YU Zong-guang,et al.High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC[J].Journal of Xidian University,2018,45(6):137-143,149.(in Chinese)
[3] PENG X,GUO J,BAO Q,et al.A low-power low-cost on-chip digital background calibration for pipelined ADCs[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2019,27(11):2568-2574.
[4] SHEN L,SHEN Y,TANG X,et al.A 0.01mm² 25μW 2MS/s 74dB-SNDR continuous-time pipelined-SAR ADC with 120fF input capacitor[A].Proceeding of the 2019 IEEE International Solid-State Circuits Conference (ISSCC)[C].Piscataway:IEEE,2019.64-66.
[5] DEVARAJAN S,SINGER L,KELLY D,et al.A 16bit,125MS/s,385mW,78.7dB SNR CMOS pipeline ADC[J].IEEE Journal of Solid-State Circuits,2009,44(12):3305-3313.
[6] ALI A M A,MORGAN A,DILLON C,et al.A 16bit 250MS/s IF sampling pipelined ADC with background calibration[J].IEEE Journal of Solid-State Circuits,2010,45(12):2602-2612.
[7] ALI A M A,DINC H,BHORASKAR P,et al.A 14bit 1GS/s RF sampling pipelined ADC with background calibration[J].IEEE Journal of Solid-State Circuits,2014,49(12):2857-2867.
[8] WU Z,WANG C,DING Y,et al.An ADC input buffer with optimized linearity[A].Proceeding of the 201814th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)[C].Piscataway:IEEE,2018:765-767.
[9] DEVARAJAN S,SINGER L,KELLY D,et al.A 12b 10GS/s interleaved pipeline ADC in 28nm CMOS technology[A].Proceeding of the 2017 IEEE International Solid-State Circuits Conference (ISSCC)[C].Piscataway:IEEE,2017:288-289.
[10] CHEN C,WU J,HUANG J,et al.A 12bit 3GS/s pipeline ADC with 0.4mm² and 500mW in 40nm digital CMOS[J].IEEE Journal of Solid-State Circuits,2012,47(4):1013-1021.
[11] ALI A M A,DINC H,BHORASKAR P,et al.A 14bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither[A].Proceeding of the 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)[C].Piscataway:IEEE,2016.164-165.
[12] GINÉS A J,PERALÍAS E J,RUEDA A.Fast background calibration of sampling timing skew in SHA-less pipeline ADCs[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2017,25(10):2966-2970.
[13] ZHU C,LIN J,WANG Z.Background calibration of comparator offsets in SHA-less pipelined ADCs[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2019,66(3):357-361.
[14] CAO F,CHEN Y,DAI Z,et al.An input buffer for 12bit 2GS/s ADC[A].Proceeding of the 2017 IEEE 12th International Conference on ASIC (ASICON)[C].Piscataway:IEEE,2017.750-753.
[15] 毕查德·拉扎维.模拟CMOS集成电路设计:第2版[M].陈贵灿,程军,张瑞智,等,译.2版.西安:西安交通大学出版社,2018.624-625.
[16] ABO A M,GRAY P R.A 1.5V,10bit,14.3MS/s CMOS pipeline analog-to-digital converter[J].IEEE Journal of Solid-State Circuits,1999,34(5):599-606.
[17] YIN Y,JIANG X,DENG H.The first stage design of a SHA-less 12bit 200MS/s pipeline ADC in 130nm CMOS[A].Proceeding of the 2013 IEEE International Conference on Anti-Counterfeiting,Security and Identification (ASID)[C].Piscataway:IEEE,2013.99-103.
[18] ELSHATER A,VENKATACHALA P K,LEE C Y,et al.A 10mW 16b 15MS/s two-step SAR ADC with 95dB DR using dual-deadzone ring amplifier[J].IEEE Journal of Solid-State Circuits,2019,54(12):3410-3420.
[19] SUMANEN L,WALTARI M,KORHONEN T,et al.A digital self-calibration method for pipeline A/D converters[A].Proceeding of the 2002 IEEE International Symposium on Circuits and Systems[C].Piscataway:IEEE,2002.792-795.
[20] BRISENO-VIDRIOS C,ZHOU D,PRAKASH S,et al.A 44-fJ/conversion step 200MS/s pipeline ADC employing current-mode MDACs[J].IEEE Journal of Solid-State Circuits,2018,53(11):3280-3292.
[21] SEHGAL R,GOES F V D,BULT K.A 13mW 64dB SNDR 280MS/s pipelined ADC using linearized integrating amplifiers[J].IEEE Journal of Solid-State Circuits,2018,53(7):1878-1888.