
动态随机存储器中堆叠电容器结构的互连寄生电容模拟
Simulation of the Parasitic Interconnect Capacitance in the DRAM with the Stacked Structures
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |