[1] B Schaeffer,M Perkowski.Linear reversible circuit synthesis in the linear nearest-neighbor model[J].IEEE International Symposiumon Multiple-Valued Logic,2012,19(10):157-160.
[2] Z Sasanian,R Wille,DM Miller.Realizing reversible circuits using a new class of quantum gate[J].Design Automation Conference,2012,8(8):36-41.
[3] O Golubitsky,D Maslov.A study of optimal 4-bit reversible Toffoli circuits and their synthesis[J].IEEE Transactions on Computers,2011,61(6):1341-1353.
[4] VV Shende,SS Bullock,IL Markov.Synthesis of quantum-logic circuits[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(6):1000-1010.
[5] AlFailakawi M,AlTerkawi L,Ahmad I,et al.Line ordering of reversible circuits for linear nearest neighbor realization[J].Quantum Information Processing,2013,12(10):3319-3339.
[6] K Patel,I Markov,J Hayes.Optimal synthesis of linear reversible circuits[J].Quantum Information and Computation,2008,8(3):282-294.
[7] P Yu,Y Yan,J Lin,H Huang,W Wu.An efficient method to synthesize reversible logic by using positive-davio decision diagrams[J].Circuits,Systems,and Signal Processing,2014,33(7):3107-3121.
[8] R Wille,R Drechsler.The SyReC hardware description language:Enabling scalable synthesis of reversible circuits[A].2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)[C].Boise:IEEE,2013.1063-1066.
[9] M Saeedi,R Wille,R Drechsler.Synthesis of quantum circuits for linear nearest neighbor architectures[J].Computer Science,2012,10(3):355-377.
[10] Abhoy Kole,Kamalika Datta,Indranil Sengupta.A heuristic for linear nearest neighbor realization of quantum circuits by swap gate insertion using N-gate lookahead[J].IEEE Journal on Emerging and Selected Topics in Circuits and Systems,2016,6(1):62-72.
[11] Lye A,Will R,Drechsler R.Determining the minimal number of swap gates for multi-dimensional nearest neighbor quantum circuits[A].Design Automation Conference (ASP-DAC),201520th Asia and South Pacific[C].Austin:IEEE,2015.178-183.
[12] Md.Mazder Rahman,Gerhard W.Dueck,Anupam Chattopadhyay.Integrated synthesis of linear nearest neighbor ancilla-free MCT circuits[A].2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL)[C].Japan:IEEE,2016.144-149. |