1 |
ARMSTRONG S E, OLSON B D, POPP J, et al. Single-event transient error characterization of a radiation-hardened by design 90nm SerDes transmitter driver[J]. IEEE Transactions on Nuclear Science, 2009, 56(6): 3463-3468.
|
2 |
ARMSTRONG S E, OLSON B D, HOLMAN W T, et al. Demonstration of a differential layout solution for improved ASET tolerance in CMOS A/MS circuits[J]. IEEE Transactions on Nuclear Science, 2010, 57(6): 3615-3619.
|
3 |
YUAN H Z, CHEN J J, LIANG B, et al. An SEU/SET-tolerant phase frequency detector with double loop self-sampling technology for clock data recovery[J]. IEEE Transactions on Nuclear Science, 2019, 66(7): 1483-1490.
|
4 |
YUAN H Z, CHEN J J, LIANG B, et al. Fault-tolerant multi-node coupling triple mode redundancy voltage controlled oscillator for reducing soft error in clock and data recovery[J]. Electronics Letters, 2019, 55(5): 250-251.
|
5 |
YUAN H Z, GUO Y, CHEN J J, et al. 28 nm fault-tolerant hardening-by-design frequency divider for reducing soft errors in clock and data recovery[J]. IEEE Access, 2019, 7: 47955-47961.
|
6 |
ZANCHI Z, BUCHNER S, HAFER C, et al. Investigation and mitigation of analog SET on a bandgap reference in triple-well CMOS using pulsed laser techniques[J]. IEEE Transactions on Nuclear Science, 2011, 58(6): 2570-2577.
|
7 |
ZHAO Q F, YANG G Q, SUN Y J, et al. Research on the effect of single-event transient of an on-chip linear voltage regulator fabricated on 130 nm commercial CMOS technology[J]. Microelectronics Reliability, 2017, 73: 116-121.
|
8 |
SAVOJ J, RAZAVI B. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector[J]. IEEE Journal of Solid-State Circuits, 2001, 36(5): 761-768.
|
9 |
TAN J W, GUO Y, CHEN J J, et al. A state recovery design against single-event transient in high-speed phase interpolation clock and data recovery circuit[C]//CHEN M H. 2017 IEEE 12th International Conference on ASIC. Guiyang: IEEE, 2017: 339-342.
|
10 |
YUAN H Z, CHEN J J, LIANG B, et al. A radiation hardened low-noise voltage-controlled-oscillator using negative feedback based multipath-current-releasing technology[C]//CHEN M H. Proceedings of International Conference on ASIC, 2017 IEEE 12th International Conference on ASIC. Guiyang: IEEE, 2017: 241-244.
|
11 |
ZHENG X Q, ZHANG C, LV F X, et al. A 40-Gb/s quarter-rate SerDes transmitter and receiver chipset in 65-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2017, 52(11): 2963-2978.
|
12 |
IM J, FREITAS D, ROLDAN A B, et al. A 40-to-56 Gb/s PAM-4 receiver with ten-tap direct decision-feedback equalization in 16-nm FinFET[J]. IEEE Journal of Solid-State Circuits, 2017, 52(12): 3486-3502.
|
13 |
HAO P P, CHEN S M, WU Z Y, et al. On-chip relative single-event transient/single-event upset susceptibility test circuit for integrated circuits working in real time[J]. IEEE Transactions on Device and Materials Reliability, 2018, 65(1): 376-381.
|
14 |
GUO S, LI J, GUI P, et al. Single-event transient effect on a self-biased ring-oscillator PLL and an LC PLL fabricated in SOS technology[J]. IEEE Transactions on Nuclear Science, 2013, 60(6): 4668-4672.
|
15 |
HAO P P, CHEN S M. Single-event transient susceptibility analysis and evaluation methodology for clock distribution network in the integrated circuit working in real time[J]. IEEE Transactions on Device and Materials Reliability, 2017, 17(3): 539-548.
|