Simulation of the Parasitic Interconnect Capacitance in the DRAM with the Stacked Structures