基于增强型延时感知CSE算法的AES S盒电路优化设计

doi:10.3969/j.issn.0372-2112.2019.01.017

电子学报 ›› 2019, Vol. 47 ›› Issue (1): 129-136.DOI: 10.3969/j.issn.0372-2112.2019.01.017

基于增强型延时感知CSE算法的AES S盒电路优化设计

戴强, 戴紫彬, 李伟

解放军信息工程大学, 河南郑州 450001

收稿日期:2017-12-25 修回日期:2018-05-16 出版日期:2019-01-25
- 作者简介:
- 戴强男,1991年生于江西乐安.信息工程大学博士生,主要研究方向为安全专用芯片设计、密码硬件故障检测与容忍、可重构计算.E-mail:xierunyan123@163.com;戴紫彬 男,1966年生于河南商丘.信息工程大学教授,博士生导师.研究方向为专用芯片设计、可重构芯片、可重构SoC设计;李伟男,1983年生于天津.博士,副教授,主要研究方向可重构计算、密码处理器研究.
- 基金资助:
- 国家自然科学基金 (No.61404175）

Construction of Optimum Circuit for AES S-Box Based on an Enhanced Delay-Aware Common Subexpression Elimination Algorithm

DAI Qiang, DAI Zi-bin, LI Wei

PLA Information Engineering University, Zhengzhou, Henan 450001, China

Received:2017-12-25 Revised:2018-05-16 Online:2019-01-25 Published:2019-01-25
- Supported by:
- National Natural Science Foundation of China (No.61404175)

摘要/Abstract

摘要： 针对高级加密标准（AES）S-盒优化，提出了一种增强型延时感知公共项消除（CSE）算法.该算法能够在不同延时约束条件下优化多常数乘法运算电路，并给出从最小延时到最小面积全范围的面积-延时设计折中.采用该算法优化了基于冗余有限域算术的S盒实现电路，确定了延时最优、面积最优的两种S盒构造.实例优化结果表明所提出算法的优化效率高、优化结果整体延时小.所设计的S盒电路基于65nm CMOS工艺库综合，结果表明，对比于已有文献中S盒复合域实现电路，所提出面积最优S盒电路的面积-延时积最小，比目前最小面积与最短延时的S盒组合逻辑分别减少了17.58%和19.74%.

关键词: 高级加密标准(AES), S盒, 复合域, 延时感知公共项消除

Abstract: Aiming at the optimization of advanced encryption standard (AES) S-box,an enhanced delay-aware common subexpression elimination algorithm is proposed.Under different delay constraints,the proposed algorithm can not only optimize multiple constant multiplication circuit,but also provide all of the design trade-offs,from the shortest feasible delay to the smallest area.Two constructions of S-box based on redundant finite field arithmetic which have optimal delay or the optimal area are derived using the algorithm.The results obtained through optimizing examples show the algorithm achieves high optimization efficiency and better overall delay optimization effect.In 65nm CMOS technology,the proposed S-box circuit which has the optimal area has the minimum area-delay product among the S-boxes based on composite field architecture.Compared with the smallest S-box and the shortest delay S-box,it saves about 17.58% and 19.74% of the area-delay product respectively.

Key words: advanced encryption standard (AES), S-box, composite fields, delay-aware common subexpression elimination

中图分类号:

TP302

戴强, 戴紫彬, 李伟. 基于增强型延时感知CSE算法的AES S盒电路优化设计[J]. 电子学报, 2019, 47(1): 129-136.

DAI Qiang, DAI Zi-bin, LI Wei . Construction of Optimum Circuit for AES S-Box Based on an Enhanced Delay-Aware Common Subexpression Elimination Algorithm[J]. Acta Electronica Sinica, 2019, 47(1): 129-136.

参考文献

[1] Banik S,Bogdanov A,Regazzoni F.Atomic-AES:A compact implementation of the AES encryption/decryption core[A].Proceedings of the 17th International Conference on Cryptology in India[C].Kolkata:Springer,2016.173-190.
[2] 曾纯,吴宁,张肖强,等.基于多因子CSE算法的AES S盒电路优化设计[J].电子学报,2014,42(6):1238-1243. ZENG Chun,WU Ning,ZHANG Xiao-qiang,et al.The optimization circuit design of AES S-box based on a multiple-term common subexpression elimination algorithm[J].Acta Electronica Sinica,2014,42(6):1238-1243.(in Chinese)
[3] Canright D.A Very Compact Rijndael S-box[R].California:Naval Postgraduate School,2005.
[4] ZHANG Xiao-qiang,WU Ning,ZHOU Fang,et al.Optimization of area and delay for implementation of the composite field advanced encryption standard S-box[J].Journal of Circuits,Systems,and Computers,2016,25(5):1-29.
[5] A Satoh,S Morioka,K Takano,et al.A compact Rijndael hardware architecture with S box optimization[A].Colin Boyd.Lecture Notes in Computer Science[C].Australia:Springer Berlin Heidelberg,2001.239-254.
[6] Y Nogami,K Nekado,T Toyota,et al.Mixed bases for efficient inversion in F ((22)2)2 and conversion matrices of SubBytes of AES[A].Proceedings of 12th International Workshop on Cryptographic Hardware and Embedded Systems[C].Santa Barbara:Springer,2010.234-247.
[7] R Ueno,N Homma,Y Sugawara,et al.Highly efficient GF(2⁸) inversion circuit based on redundant GF arithmetic and its application to AES design[A].Proceedings of 17th International Workshop on Cryptographic Hardware and Embedded Systems[C].Saint-Malo:Springer,2015.63-80.
[8] R Ueno,S Morioka,N Homma,et al.A high throughput/gate AES hardware architecture by compressing encryption and decryption datapaths[A].Proceedings of 18th International Workshop on Cryptographic Hardware and Embedded Systems[C].Santa Barbara:Springer,2016.538-558.
[9] ZHANG Xiao-qiang,Ning WU,YAN Gai-zhen,et al.Hardware implementation of compact AES S-box[J].IAENG International Journal of Computer Science,2015,42(2):125-131.
[10] M Martínez-Peiró,E I Boemo,L Wanhammar.Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm[J].IEEE Transactions on Circuits and Systems Ⅱ:Express Briefs,2002,49(3):196-203.
[11] ZHANG Xiao-qiang,WU Ning,ZHOU Fang,et al.An optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform[J].IEICE Electronics Express,2014,11(22):1-8.
[12] 张肖强.基于复合域运算的AES密码电路优化设计方法研究[D].南京:南京航空航天大学,2016. Xiaoqiang Zhang.Research on Optimization Design Method of AES Implementation Based on Composite Field Arithmetic[D].Nanjing:Nanjing University of Aeronautics and Astronautics,2016.(in Chinese)
[13] X Zhang,KK Parhi.On the optimum constructions of composite field for the AES algorithm[J].IEEE Transactions on Circuits & Systems Ⅱ Express Briefs,2006,53(10):1153-1157.
[14] M M Wong,M L D Wong,A K Nandi,et al.Construction of optimum composite field architecture for compact high-throughput AES S-boxes[J].IEEE Transactions on VLSI Systems,2012,20(6):1151-1155.
[15] LIU Yao-ping,WU Ning,ZHANG Xiao-qiang,et al.A compact implementation of AES S-box using evolutionary algorithm[J].Chinese Journal of Electronics,2017,26(4):688-695.
[16] L Bin.Parallel AES encryption engines for many-core processor arrays[J].IEEE Transactions on Computers,2013,62(3):536-547.

基于增强型延时感知CSE算法的AES S盒电路优化设计

Construction of Optimum Circuit for AES S-Box Based on an Enhanced Delay-Aware Common Subexpression Elimination Algorithm

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 8

编辑推荐

Metrics

[1]	王安, 谷睿, 丁瑶玲, 张雪, 袁庆军, 祝烈煌. 基于持续性故障的分组密码算法S盒表逆向分析[J]. 电子学报, 2023, 51(3): 537-551.
[2]	赵耿, 马英杰, 陈磊, 董有恒, 侯艳丽. 基于扰动时空混沌系统的动态S盒设计[J]. 电子学报, 2022, 50(8): 2037-2042.
[3]	黄俊君, 关杰. 基于元胞自动机的S盒的性质与神经网络实现研究[J]. 电子学报, 2020, 48(12): 2462-2468.
[4]	戴强, 戴紫彬, 李伟. 基于冗余有限域算术的AES S盒高效故障检测方案[J]. 电子学报, 2018, 46(11): 2650-2659.
[5]	韩丹丹, 闵乐泉, 赵耿, 张丽姣, 闫世杰. 一维鲁棒混沌映射及S盒的设计[J]. 电子学报, 2015, 43(9): 1770-1775.
[6]	王沁;梁静;齐悦 . 一种有效缩减AES算法S盒面积的组合逻辑优化设计[J]. 电子学报, 2010, 38(4): 939-0942.
[7]	韦宝典, 刘景伟, 王新梅. 域元素分量代数表达式的研究[J]. 电子学报, 2005, 33(1): 174-176.
[8]	金晨辉;孙莹. AES密码算法S盒的线性冗余研究[J]. 电子学报, 2004, 32(4): 639-641.