[1] Banik S,Bogdanov A,Regazzoni F.Atomic-AES:A compact implementation of the AES encryption/decryption core[A].Proceedings of the 17th International Conference on Cryptology in India[C].Kolkata:Springer,2016.173-190.
[2] 曾纯,吴宁,张肖强,等.基于多因子CSE算法的AES S盒电路优化设计[J].电子学报,2014,42(6):1238-1243. ZENG Chun,WU Ning,ZHANG Xiao-qiang,et al.The optimization circuit design of AES S-box based on a multiple-term common subexpression elimination algorithm[J].Acta Electronica Sinica,2014,42(6):1238-1243.(in Chinese)
[3] Canright D.A Very Compact Rijndael S-box[R].California:Naval Postgraduate School,2005.
[4] ZHANG Xiao-qiang,WU Ning,ZHOU Fang,et al.Optimization of area and delay for implementation of the composite field advanced encryption standard S-box[J].Journal of Circuits,Systems,and Computers,2016,25(5):1-29.
[5] A Satoh,S Morioka,K Takano,et al.A compact Rijndael hardware architecture with S box optimization[A].Colin Boyd.Lecture Notes in Computer Science[C].Australia:Springer Berlin Heidelberg,2001.239-254.
[6] Y Nogami,K Nekado,T Toyota,et al.Mixed bases for efficient inversion in F ((22)2)2 and conversion matrices of SubBytes of AES[A].Proceedings of 12th International Workshop on Cryptographic Hardware and Embedded Systems[C].Santa Barbara:Springer,2010.234-247.
[7] R Ueno,N Homma,Y Sugawara,et al.Highly efficient GF(28) inversion circuit based on redundant GF arithmetic and its application to AES design[A].Proceedings of 17th International Workshop on Cryptographic Hardware and Embedded Systems[C].Saint-Malo:Springer,2015.63-80.
[8] R Ueno,S Morioka,N Homma,et al.A high throughput/gate AES hardware architecture by compressing encryption and decryption datapaths[A].Proceedings of 18th International Workshop on Cryptographic Hardware and Embedded Systems[C].Santa Barbara:Springer,2016.538-558.
[9] ZHANG Xiao-qiang,Ning WU,YAN Gai-zhen,et al.Hardware implementation of compact AES S-box[J].IAENG International Journal of Computer Science,2015,42(2):125-131.
[10] M Martínez-Peiró,E I Boemo,L Wanhammar.Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm[J].IEEE Transactions on Circuits and Systems Ⅱ:Express Briefs,2002,49(3):196-203.
[11] ZHANG Xiao-qiang,WU Ning,ZHOU Fang,et al.An optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform[J].IEICE Electronics Express,2014,11(22):1-8.
[12] 张肖强.基于复合域运算的AES密码电路优化设计方法研究[D].南京:南京航空航天大学,2016. Xiaoqiang Zhang.Research on Optimization Design Method of AES Implementation Based on Composite Field Arithmetic[D].Nanjing:Nanjing University of Aeronautics and Astronautics,2016.(in Chinese)
[13] X Zhang,KK Parhi.On the optimum constructions of composite field for the AES algorithm[J].IEEE Transactions on Circuits & Systems Ⅱ Express Briefs,2006,53(10):1153-1157.
[14] M M Wong,M L D Wong,A K Nandi,et al.Construction of optimum composite field architecture for compact high-throughput AES S-boxes[J].IEEE Transactions on VLSI Systems,2012,20(6):1151-1155.
[15] LIU Yao-ping,WU Ning,ZHANG Xiao-qiang,et al.A compact implementation of AES S-box using evolutionary algorithm[J].Chinese Journal of Electronics,2017,26(4):688-695.
[16] L Bin.Parallel AES encryption engines for many-core processor arrays[J].IEEE Transactions on Computers,2013,62(3):536-547. |